



CYPRESS

CY29FCT520T

## Multi-Level Pipeline Register

### Features

- Function, pinout, and drive compatible with FCT, F Logic, and AM29520
- FCT-C speed at 6.0 ns max. (Com'l)  
FCT-B speed at 7.5 ns max. (Com'l)
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-Off disable feature
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- ESD > 2000V

- Sink current 64 mA (Com'l), 32 mA (Mil)
- Source current 32 mA (Com'l), 12 mA (Mil)
- Single and dual pipeline operation modes
- Multiplexed data inputs and outputs

### Functional Description


The FCT520T is a multi-level 8-bit-wide pipeline register. The device consists of four registers, A1, A2, B1, and B2, which are configured by the instruction inputs I<sub>0</sub>, I<sub>1</sub> as a single 4-level pipeline or as two two-level pipelines. The contents of any register may be read at the multiplexed output at any time by using the mux-selection controls S<sub>0</sub> and S<sub>1</sub>.

The pipeline register is positive edge triggered and data is shifted by the rising edge of the clock input. Instruction I=0 selects the four-level pipeline mode. Instruction I=1 selects the two-level B pipeline while I=2 selects the two-level A pipeline. I=3 is the HOLD instruction; no shifting is performed by the clock in this mode.



In the two-level operation mode, the FCT520T data is shifted from level 1 to level 2 and new data is loaded into level 1.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.

### Logic Block Diagram



### Pin Configurations



### Pipeline Instruction Table

I = 0	I = 1	I = 2	I = 3
I <sub>1</sub> =0 I <sub>0</sub> =0	I <sub>1</sub> =0 I <sub>0</sub> =1	I <sub>1</sub> =1 I <sub>0</sub> =0	I <sub>1</sub> =1 I <sub>0</sub> =1
Single four-level	Dual two-level		Hold

### Output Selection Mux Table

Inputs		Output
S <sub>1</sub>	S <sub>0</sub>	
1	1	A1
1	0	A2
0	1	B1
0	0	B2



CYPRESS

CY29FCT520T

**Maximum Ratings<sup>[1, 2]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -65°C to +135°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) .... 120 mA

Power Dissipation ..... 0.5W

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)**Operating Range**

Range	Range	Ambient Temperature	V <sub>CC</sub>
Commercial	CT	0°C to +70°C	5V ± 5%
Commercial	AT, BT	-40°C to +85°C	5V ± 5%
Military <sup>[3]</sup>	All	-55°C to +125°C	5V ± 10%

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	2.0			V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	2.4	3.3		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-12 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA	Com'l	0.3	0.55	V
		V <sub>CC</sub> =Min., I <sub>OL</sub> =32 mA	Mil	0.3	0.55	V
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
V <sub>H</sub>	Hysteresis <sup>[5]</sup>	All inputs		0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA		-0.7	-1.2	V
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =V <sub>CC</sub>			5	µA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =2.7V			±1	µA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =0.5V			±1	µA
I <sub>OZH</sub>	Off State HIGH-Level Output Current	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.7V			10	µA
I <sub>OZL</sub>	Off State LOW-Level Output Current	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.5V			-10	µA
I <sub>OS</sub>	Output Short Circuit Current <sup>[6]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.0V	-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> =4.5V			±1	µA

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Typ. <sup>[4]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance		5	10	pF
C <sub>OUT</sub>	Output Capacitance		9	12	pF

**Notes:**

- Unless otherwise noted, these limits are over the operating free-air temperature range.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
- T<sub>A</sub> is the "instant on" case temperature.
- Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=+25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

**Power Supply Characteristics**

Parameter	Description	Test Conditions	Typ. <sup>[4]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.1	0.2	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, <sup>[7]</sup> f <sub>1</sub> =0, Outputs Open	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[8]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.06	0.12	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>[9]</sup>	V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, OE=GND, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.7	1.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, OE=GND, V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	1.2	3.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, OE=GND, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	2.8	5.6 <sup>[10]</sup>	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, OE=GND, V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	5.1	14.3 <sup>[10]</sup>	mA

**Notes:**

7. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
8. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
9.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$   
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input}$   
 $(V_{IN}=3.4V)$   
 $D_H = \text{Duty Cycle for TTL inputs HIGH}$

$N_T$  = Number of TTL inputs at D<sub>H</sub>  
 $I_{CCD}$  = Dynamic Current caused by an input transition pair  
 (HLH or LHL)  
 $f_0$  = Clock frequency for registered devices, otherwise zero  
 $f_1$  = Input signal frequency  
 $N_1$  = Number of inputs changing at f<sub>1</sub>  
 All currents are in millamps and all frequencies are in megahertz.  
 10. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.



## Switching Characteristics Over the Operating Range

Parameter	Description	FCT520AT				FCT520BT				Unit	Fig. No. <sup>[12]</sup>		
		Military		Commercial		Military		Commercial					
		Min. <sup>[11]</sup>	Max.										
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Data Output	2.0	16.0	2.0	14.0	2.0	8.0	2.0	7.5	ns	1, 5		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S <sub>0</sub> , S <sub>1</sub> to Data Output	2.0	15.0	2.0	13.0	2.0	8.0	2.0	7.5	ns	1, 5		
t <sub>S</sub>	Set-Up Time Input Data to Clock	6.0		5.0		2.8		2.5		ns	4		
t <sub>H</sub>	Hold Time Input Data to Clock	2.0		2.0		2.0		2.0		ns	4		
t <sub>S</sub>	Set-Up Time Instruction (Reg. Enable) to Clock	6.0		5.0		4.5		4.0		ns	4		
t <sub>H</sub>	Hold Time Instruction (Reg. Enable) to Clock	2.0		2.0		2.0		2.0		ns	4		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	13.0	1.5	12.0	1.5	7.5	1.5	7.0	ns	1, 7, 8		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	16.0	1.5	15.0	1.5	8.0	1.5	7.5	ns	1, 7, 8		
t <sub>W</sub>	Clock Pulse Width, <sup>[5]</sup> HIGH or LOW	8.0		7.0		6.0		5.5		ns	5		

Parameter	Description	FCT520CT				Unit	Fig. No. <sup>[12]</sup>		
		Military		Commercial					
		Min. <sup>[11]</sup>	Max.	Min. <sup>[11]</sup>	Max.				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Data Output	2.0	7.0	2.0	6.0	ns	1, 5		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S <sub>0</sub> , S <sub>1</sub> to Data Output	2.0	7.0	2.0	6.0	ns	1, 5		
t <sub>S</sub>	Set-Up Time Input Data to Clock	2.8		2.5		ns	4		
t <sub>H</sub>	Hold Time Input Data to Clock	2.0		2.0		ns	4		
t <sub>S</sub>	Set-Up Time Instruction (Reg. Enable) to Clock	4.5		4.0		ns	4		
t <sub>H</sub>	Hold Time Instruction (Reg. Enable) to Clock	2.0		2.0		ns	4		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	6.0	1.5	6.0	ns	1, 7, 8		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	7.0	1.5	6.0	ns	1, 7, 8		
t <sub>W</sub>	Clock Pulse Width, <sup>[5]</sup> HIGH or LOW	6.0		5.5		ns	5		

## Notes:

11. Minimum limits are guaranteed but not tested on Propagation Delays.  
 12. See "Parameter Measurement Information" in the General Information Section.

**CY29FCT520T****Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.0	CY29FCT520CTPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY29FCT520CTQC	Q13	24-Lead (150-Mil) QSOP	
	CY29FCT520CTSOC	S13	24-Lead (300-Mil) Molded SOIC	
7.0	CY29FCT520CTDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY29FCT520CTLMB	L64	28-Square Leadless Chip Carrier	
7.5	CY29FCT520BTPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY29FCT520BTQC	Q13	24-Lead (150-Mil) QSOP	
	CY29FCT520BTSOC	S13	24-Lead (300-Mil) Molded SOIC	
8.0	CY29FCT520BTDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY29FCT520BTLM	L64	28-Square Leadless Chip Carrier	
14.0	CY29FCT520ATPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY29FCT520ATQC	Q13	24-Lead (150-Mil) QSOP	
	CY29FCT520ATSOC	S13	24-Lead (300-Mil) Molded SOIC	
16.0	CY29FCT520ATDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY29FCT520ATLMB	L64	28-Square Leadless Chip Carrier	

Document #: 38-00274-A