
T-51.09-12





DAC7541A

AVAILABLE IN DIE FORM

Low Cost 12-Bit CMOS Four-Quadrant Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES


- FULL FOUR-QUADRANT MULTIPLICATION
- 12-BIT END-POINT LINEARITY
- DIFFERENTIAL LINEARITY ±1/2LSB MAX OVER TEMPERATURE (K/B/T GRADES)
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- TTL-/CMOS-COMPATIBLE
- SINGLE +5V TO +15V SUPPLY
- LATCH-UP RESISTANT
- 7521/7541/7541A REPLACEMENT
- PACKAGES: HERMETIC DIP, PLASTIC DIP, PLASTIC SOIC
- LOW COST

DESCRIPTION

The Burr-Brown DAC7541A is a low cost 12-bit, four-quadrant multiplying digital-to-analog converter. Laser-trimmed thin-film resistors on a monolithic CMOS circuit provide true 12-bit integral and differential linearity over the full specified temperature ranges.

The DAC7541A is a direct, improved pin-for-pin replacement for 7521, 7541, and 7541A industry standard parts. In addition to standard 18-pin plastic and hermetic ceramic packages, the DAC7541A is also available in a surface-mount plastic 18-pin SOIC.

FUNCTIONAL DIAGRAM



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

PDS-639A

Burr-Brown IC Data Book

6.1-112

Vol. 33

SPECIFICATIONS ELECTRICAL

At +25°C, +V_{0D} = +12V or +15V, V_{REF} = +10V, $V_{PIN~t}$ = $V_{PIN~z}$ = 0V unless otherwise specified.

MODEL			AC7541A		
PARAMETER	GRADE	T _A = +25°C	T _A = T _{MIN} , T _{MAX} ⁽¹⁾	UNITS	TEST CONDITIONS/COMMENTS
ACCURACY Resolution Relative Accuracy Differential Non-linearity	Ali J, A, S K, B, T J, A, S	12 ±1 ±1/2 ±1	12 ±1 ±1/2 ±1	Bits LSB max LSB max LSB max	\pm 1LSB = \pm 0.024% of FSR. \pm 1/2LSB = \pm 0.012% of FSR. All grades guaranteed monotonic to
Gain Error	K, B, T J, A, S K, B, T	±1/2 ±6 ±1	±1/2 ±8 ±3	LSB max LSB max LSB max	12 bits, T _{MIN} to T _{MAX} . Measured using internal R _{FB} and includes effect of leakage current and gain T.C. Gain error can be trimmed to zero.
Gain Temperature Coefficient (ΔGain/ΔTemperature) Output Leakage Current: Out₁ (Pin 1) Out₂ (Pin 2)	All J, K A, B S, T J, K A, B S, T	±5 ±5 ±5 ±5 ±5 ±5	5 ±10 ±10 ±200 ±10 ±10 ±200	ppm/°C max nA max nA max nA max nA max nA max nA max	Typical value is 2ppm/°C. All digital inputs = 0V. All digital inputs = V _{DO} .
REFERENCE INPUT Voltage (Pin 17 to GND) Input Resistance (Pin 17 to GND)	Ali Ali	-10/4-10 7-18	-10/+10 7-18	V min/max kΩ min/max	Typical input resistance = 11kΩ. Typical input resistance temperature coefficient is -50ppm/°C.
DIGITAL INPUTS V _{Ir} (Input High Voltage) V _{It} (Input Low Voltage) I _{IN} (Input Current) C _{IN} (Input Capacitance) ⁽²⁾	All All All	2.4 0.8 ±1	2.4 0.8 ±1	V min V max µA max pF max	Logic inputs are MOS gates. In typ (25°C) = 1nA. V _{IN} = 0V
POWER SUPPLY REJECTION AGain/AVop	All	±0.01	±0.02	% per % max	V _{DD} = +11.4V to +16V
POWER SUPPLY Voo Range	All	+5 to +16	+5 to +16	V min to V max	Accuracy is not guaranteed over this range.
foo	All	2 100	2 500	mA max μA max	All digital inputs V _{IL} or V _{IH} . All digital inputs 0V or V _{0D} .

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are not production tested. $V_{DD}=+15V$, $V_{REF}=+10V$ except where stated, $V_{PIN~1}=V_{PIN~2}=0V$, output amp is OPA606 except where stated.


PROPAGATION DELAY (from Digital input change to 90% of Final Analog Output)	All	100		ns typ	Out, Load = 100Ω , $C_{EXT} = 13pF$. Digital Inputs = 0V to V_{DD} or V_{DD} to 0V.
DIGITAL-TO-ANALOG GLITCH IMPULSE	All	1000	-	nV-s typ	V _{REF} = 0V, all digital inputs 0V to V _{DD} or V _{DD} to 0V. Measured using OPA606 as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR (VREF to Outs)	Ali	1.0	-	mVp-p max	V _{REF} = ±10V, 10kHz sine wave.
OUTPUT CURRENT SETTLING TIME	All All	0.6 1.0		μs typ μs max	To 0.01% of Full Scale Range. Out, load = 100Ω, C _{EXT} = 13pF. Digital inputs: 0V to V ₀₀ or V ₀₀ to 0V.
OUTPUT CAPACITANCE Cour 1 (Pin 1) Cour 2 (Pin 2) Cour 1 (Pin 1) Cour 2 (Pin 2)	All All All	100 60 70 100	100 60 70 100	pF max pF max pF max pF max	Digital Inputs = V _{IH} Digital Inputs = V _{IH} Digital Inputs = V _{IL} Digital Inputs = V _{IL}


NOTES: (1) Temperature ranges are: 0 to +70°C for JP, KP, JU and KU versions; -25°C to +85°C for AH, BH versions; -55°C to +125°C for SH, TH versions. (2) Guaranteed by design but not production tested.




INSTRUMENTATION D/A CONVERTERS









Burr-Brown IC Data Book

6.1-114

Vol. 33

ABSOLUTE MAXIMUM RATINGS*

*Stresses above those listed above may cause permanent damage to the otresses above mose insee above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONNECTIONS

lour 1 1 •	18] RFEEDBACK
lout 2 2	17 VREFERENCE
Ground 3	16 +Voo 18-Pin Plastic DIP
Bit 1 (MSB) 4	15 Bit 12 (LSB) (P Suffix)
Bit 2 5	14 Bit 11 18-Pin Hermetic Ceramic DIP
Bit 3 6	13 Bit 10 (H Suffix)
Bit 4 7	12 Bit 9 18-Pin Plastic SOIC
Bit 5 8	11 Bit 8 (U Suffix)
Bit 6 9	10 Bit 7

CAUTION

The DAC7541A is an ESD (electrostatic discharge) sensitive device. The digital control inputs have a special FET structure, which turns on when the input exceeds the supply by 18V, to minimize ESD damage. However, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. When not in use, devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

BURN-IN SCREENING

Burn-in screening is an option available for the models in the Ordering Information table. Burn-in duration is 160 hours at the indicated temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-B1" to the base model number.

INSTRUMENTATION D/A CONVERTER

ORDERING INFORMATION

Model	Package	Temperature Range	Relative Accuracy (LSB)	Gain Error (LSB)
DAC7541AJP	Plastic DIP	0°C to +70°C	±1	±6
DAC7541AKP	Plastic DIP	0°C to +70°C	±1/2	±1
DAC7541AJU	Plastic SOIC	0°C to +70°C	±1	±6
DAC7541AKU	Plastic SOIC	0°C to +70°C	±1/2	
DAC7541AAH	Hermetic DIP	-25°C to +85°C	±1	±6
DAC7541ABH	Hermetic DIP	-25°C to +85°C	±1/2	±1
DAC7541ASH	Hermetic DIP	-55°C to +125°C	±1	±6
DAC7541ATH	Hermetic DIP	-55°C to +125°C	±1/2	±1

BURN-IN SCREENING OPTION


See text for details.		T · · · · · · · · · · · · · · · · · · ·		
Model	Package	Temperature Range	Relative Accuracy (LSB)	Burn-in Temp. (160 Hours) ⁽¹⁾
DAC7541AJP-BI	Plastic DIP	0°C to +70°C	±1	+85°C
DAC7541AKP-BI	Plastic DIP	0°C to +70°C	±1/2	+85°C
DAC7541AJU-BI	Plastic SOIC	0°C to +70°C	±1	+85°C
DAC7541AKU-BI	Plastic SOIC	0°C to +70°C	±1/2	+85°C
DAC7541AAH-BI	Hermetic DIP	-25°C to +85°C	±1	+125°C
DAC7541ABH-BI	Hermetic DIP	-25°C to +85°C	±1/2	+125°C
DAC7541ASH-BI	Hermetic DIP	-55°C to +125°C	±1	+125°C
DAC7541ATH-BI	Hermetic DIP	-65°C to +125°C	±1/2	+125°C


NOTE: (1) Or equivalent combination of time and temperature.


TYPICAL PERFORMANCE CURVES


 $T_A = \pm 25$ °C, $V_{00} = \pm 15$ V unless otherwise noted.

T-51-09-12









DISCUSSION OF SPECIFICATIONS

Relative Accuracy

This term (also known as linearity) describes the transfer function of analog output to digital input code. The linearity error describes the deviation from a straight line between zero and full scale.

Supply Voltage (V)

Differential Nonlinearity

Differential Nonlinearity is the deviation from an ideal ILSB change in the output, from one adjacent output state to the next. A differential nonlinearity specification of ± 1.0 LSB guarantees monotonicity.

Gain Error

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC7541A is $-(4095/4096) \times (V_{REF})$. Gain error may be adjusted to zero using external trims.

Output Leakage Current

The measure of current which appears at Out_1 with the DAC loaded with all zeros, or at Out_2 with the DAC loaded to all ones.

Multiplying Feedthrough Error

This is the AC error output due to capacitive feedthrough from $V_{REFERENCE}$ to Out_1 with the DAC loaded to all zeros. This test is performed at 10kHz.

Output Current Settling Time

This is the time required for the output to settle to a tolerance of $\pm 0.5 LSB$ of final value from a change in code of all zeros to all ones, or all ones to all zeros.

Propagation Delay

This is the measure of the delay of the internal circuitry and is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

Digital-to-Analog Glitch Impulse

This is the measure of the area of the glitch energy measured in nV-seconds. Key contributions to glitch energy are digital word-bit timing differences, internal circuitry timing differences, and charge injected from digital logic.

Monotonicity

voltage.

(phase compensation) = 0pF.

Power Supply Rejection

nating resistor. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.




FIGURE 2. DAC7541A Equivalent Circuit (All Inputs Low).




FIGURE 3. DAC7541A Equivalent Circuit (All Inputs High).

CIRCUIT DESCRIPTION

The DAC7541A is a 12-bit multiplying D/A converter consisting of a highly stable thin-film R-2R ladder network and 12 pairs of current steering switches on a monolithic chip. Most applications require the addition of a voltage or current reference and an output operational amplifer.

The measurement is performed with VREFERENCE =

Ground, an OPA606 as the output op amp, and C1

Monotonicity assures that the analog output will increase

or stay the same for increasing digital input codes. The DAC7541A is guaranteed monotonic to 12 bits.

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply

A simplified circuit of the DAC7541A is shown in Figure 1. The R-2R inverted ladder binarily divides the input currents that are switched between Iout 1 and Iout 2 bus lines. This switching allows a constant current to be maintained in each ladder leg independent of the input

The input resistance at VREFERENCE (Figure 1) is always equal to R_{LDR} (R_{LDR} is the R/2R ladder characteristic resistance and is equal to value "R"). Since RIN at the VREFERENCE pin is constant, the reference terminal can be driven by a reference voltage or a reference current, AC or DC, of positive or negative polarity.




FIGURE 1. Simplified DAC Circuit.

EQUIVALENT CIRCUIT ANALYSIS

Figures 2 and 3 show the equivalent circuits for all digital inputs low and high respectively. The reference current is switched to IOUT 2 when all inputs are low and Iout I when inputs are high. The ILEAKAGE current source is the combination of surface and junction leakages to the substrate; the 1/4096 current source represents the constant one-bit current drain through the ladder termi-

DYNAMIC PERFORMANCE

Output Impedance

The output resistance, as in the case of the output capacitance, is also modulated by the digital input code. The resistance looking back into the Iour 1 terminal may be anywhere between 10kΩ (the feedback resistor alone when all digital inputs are low) and $7.5k\Omega$ (the feedback resistor in parallel with approximately $30k\Omega$ of the R-2R ladder network resistance when any single bit logic is high). The static accuracy and dynamic performance will be affected by this modulation. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC7541A. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically dampen the output. See Figures 4 and 6.

APPLICATIONS

OP AMP CONSIDERATIONS

The input bias current of the op amp flows through the feedback resistor, creating an error voltage at the output of the op amp. This will show up as an offset through all

Vol. 33

11E D

codes of the transfer characteristics. A low bias current op amp such as the OPA606 is recommended.

Low offset voltage and V_{OS} drift are also important. The output impedance of the DAC is modulated with the digital code. This impedance change (approximately $10k\Omega$ to $30k\Omega$) is a change in closed-loop gain to the op amp. The result is that V_{OS} will be multiplied by a factor of one to two depending on the code. This shows up as a linearity error. Offset can be adjusted out using Figure 4. Gain may be adjusted using Figure 5.




FIGURE 4. Basic Connection With Op Amp Vos Adjust: Unipolar (two-quadrant) Multiplying Configuration.




FIGURE 5. Basic Connection with Gain Adjust (allows adjustment up or down).

UNIPOLAR BINARY OPERATION (TWO-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (two-quadrant multiplication) operation. With a DC reference voltage or current (positive or negative polarity) applied at pin 17, the circuit is a

unipolar D/A converter. With an AC reference voltage or current, the circuit provides two-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table I.

 C_1 phase compensation (10 to 25pF) in Figure 4 may be required for stability when using high speed amplifiers. C_1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at Out_1 .

TABLE I. Unipolar Codes.

Binary Input	Analog Output		
MSB LSB			
1111 1111 1111	-V _{REF} (4095/4096)		
1000 0000 0000	-VREF (2048/4096)		
0000 0000 0001	-V _{REF} (1/4096)		
0000 0000 0000	0 Volts		

 R_1 in Figure 5 provides full scale trim capability—load the DAC register to 1111 1111 1111, adjust R_1 for $V_{\rm OUT} = -V_{\rm REF} \ (4095/4096).$ Alternatively, full scale can be ajdusted by omitting R_1 and R_2 and trimming the reference voltage magnitude.

BIPOLAR FOUR-QUADRANT OPERATION

Figure 6 shows the connections for bipolar four-quadrant operation. Offset can be adjusted with the A_1 to A_2 summing resistor, with the input code set to 1000 0000 0000. Gain may be adjusted by varying the feedback resistor of A_2 . The input/output relationship is shown in Table II.




FIGURE 6. Bipolar Four-Quadrant Multiplier.

TABLE II. Bipolar Codes.

Binary input	Analog Output
MSB LSB	
1111 1111 1111	+V _{REF} (2047/2048)
1000 0000 0000	0 Volts
0111 1111 1111	-V _{REF} (1/2048)
0000 0000 0000	-V _{REF} (2048/2048)

DIGITALLY CONTROLLED GAIN BLOCK

The 7541A may be used in a digitally controlled gain block as shown in Figure 7. This circuit gives a range of gain from one (all bits = one) to 4096 (LSB = one). The transfer function is:

$$V_{\text{OUT}} = \frac{-V_{1N}}{\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \cdots + \frac{B_{12}}{4096}\right)}$$

All bits off is an illegal state, as division by zero is impossible (no op amp feedback). Also, errors increase as gain increases, and errors are minimized at major carries (only one bit on at a time).




FIGURE 7. Digitally Programmable Gain Block.