



CYPRESS
SEMICONDUCTOR

CY6116

2,048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
 - 35 ns
- Low active power
 - 660 mW
- Low standby power
 - 110 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 200V electrostatic discharge

Functional Description

The CY6116 is a high-performance CMOS Static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}) and active LOW output enable (\overline{OE}) and three-state drivers. The CY6116 has an automatic power-down feature, reducing the power consumption by 83% when deselected.


An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the

memory location addressed by the address present on the address pins (A_0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.



The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.

The CY6116 utilizes a die coat to insure alpha immunity.

Logic Block Diagram



Pin Configurations



Selection Guide

| | | CY6116-35 | CY6116-45 | CY6116-55 |
|--------------------------------|------------|------------------|------------------|------------------|
| Maximum Access Time (ns) | | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 | 120 |
| | Military | 130 | 130 | 130 |
| Maximum Standby Current (mA) | Commercial | 20 | 20 | 20 |
| | Military | 20 | 20 | 20 |

Maximum Ratings

Maximum Rating (Above which the useful life may be impaired. For user guidelines, not tested.)

| | |
|---|-----------------|
| Storage Temperature | -65°C to +150°C |
| Ambient Temperature with Power Applied | -55°C to +125°C |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | -0.5V to + 7.0V |
| DC Voltage Applied to Outputs in High Z State | -0.5V to + 7.0V |
| DC Input Voltage | -3.0V to + 7.0V |
| Output Current into Outputs (Low) | 20 mA |

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

| Range | Ambient Temperature | V _{CC} |
|-------------------------|---------------------|-----------------|
| Commercial | 0°C to + 70°C | 5V ± 10% |
| Military ^[1] | - 55°C to + 125°C | 5V ± 10% |

Electrical Characteristics Over the Operating Range^[2]

| Parameters | Description | Test Conditions | CY6116 | | Units |
|-----------------|---|---|--------|-----------------|-------|
| | | | Min. | Max. | |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | -3.0 | 0.8 | V |
| I _{IX} | Input Load Current | GND ≤ V _I ≤ V _{CC} | -10 | +10 | µA |
| I _{OZ} | Output Leakage Current | GND ≤ V _I ≤ V _{CC} , Output Disabled | | +10 | µA |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | -300 | mA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max. I _{OUT} = 0 mA | Com'l | | mA |
| | | | Mil | 130 | |
| I _{SB} | Automatic CE Power-Down Current | Max. V _{CC} , CE ≥ V _{IH} | Com'l | 20 | mA |
| | | | Mil | 20 | |

Capacitance^[4]


| Parameters | Description | Test Conditions | Max. | Units |
|------------|-------------------|---|------|-------|
| C_{IN} | InputCapacitance | $T_A = 25^\circ C, f = 1\text{ MHz}, V_{CC} = 5.0V$ | 10 | pF |
| C_{OUT} | OutputCapacitance | | 10 | pF |

Notes:


- Notes:**

 1. T_A is the "instant on" case temperature.
 2. See the last page of this specification for Group A subgroup testing information.
 3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 4. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT




6116-5

Switching Characteristics Over the Operating Range^[2,5]


| Parameters | Description | CY6116-35 | | CY6116-45 | | CY6116-55 | | Units |
|----------------------------------|------------------------------------|-----------|------|-----------|------|-----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | | |
| t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{AA} | Address to Data Valid | | 35 | | 45 | | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 5 | | 5 | | 5 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 35 | | 45 | | 55 | ns |
| t _{DQE} | OE LOW to Data Valid | | 15 | | 20 | | 25 | ns |
| t _{LZOE} | OE LOW to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[6] | | 15 | | 15 | | 20 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7] | 5 | | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6,7] | | 15 | | 20 | | 20 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 20 | | 25 | | 25 | ns |
| WRITE CYCLE^[8] | | | | | | | | |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{SCE} | CE LOW to Write End | 30 | | 40 | | 40 | | ns |
| t _{AW} | Address Set-Up to Write End | 30 | | 40 | | 40 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 20 | | 20 | | 25 | | ns |
| t _{SD} | Data Set-Up to Write End | 15 | | 20 | | 25 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High Z ^[6] | | 15 | | 15 | | 20 | ns |
| t _{LZWE} | WE HIGH to Low Z | 0 | | 0 | | 0 | | ns |

Notes:


5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OH}/I_{OL} and 30-pF load capacitance.
6. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. WE is HIGH for read cycle.
10. Device is continuously selected. OE, CE = V_{IL}.
11. Address valid prior to or coincident with CE transition LOW.
12. Data I/O pins enter high-impedance state, as shown, when OE is held LOW during write.
13. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Switching Waveforms
Read Cycle No. 1^[9,10]


6116-6

Read Cycle No. 2^[9,11]



6116-7

Write Cycle No. 1 (WE Controlled)^[9,12]


6116-8







Switching Waveforms (continued)




Write Cycle No. 2 (CE Controlled)^[8,12,13]



6116-9

Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 35 | CY6116-35PC | P11 | Commercial |
| | CY6116-35DC | D12 | |
| | CY6116-35LC | L64 | |
| | CY6116-35DMB | D12 | Military |
| | CY6116-35LMB | L64 | |
| 45 | CY6116-45PC | P11 | Commercial |
| | CY6116-45DC | D12 | |
| | CY6116-45LC | L64 | |
| | CY6116-45DMB | D12 | Military |
| | CY6116-45LMB | L64 | |
| 55 | CY6116-55PC | P11 | Commercial |
| | CY6116-55DC | D12 | |
| | CY6116-55LC | L64 | |
| | CY6116-55DMB | D12 | Military |
| | CY6116-55LMB | L64 | |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
|----------------------|-----------|
| V _{OH} | 1, 2, 3 |
| V _{OL} | 1, 2, 3 |
| V _{IH} | 1, 2, 3 |
| V _{IL} Max. | 1, 2, 3 |
| I _{IX} | 1, 2, 3 |
| I _{OZ} | 1, 2, 3 |
| I _{CC} | 1, 2, 3 |
| I _{SB} | 1, 2, 3 |

Switching Characteristics

| Parameters | Subgroups |
|--------------------|-----------------|
| READ CYCLE | |
| t _{RC} | 7, 8, 9, 10, 11 |
| t _{AA} | 7, 8, 9, 10, 11 |
| t _{OHA} | 7, 8, 9, 10, 11 |
| t _{ACE} | 7, 8, 9, 10, 11 |
| t _{DOE} | 7, 8, 9, 10, 11 |
| WRITE CYCLE | |
| t _{WC} | 7, 8, 9, 10, 11 |
| t _{SCE} | 7, 8, 9, 10, 11 |
| t _{AW} | 7, 8, 9, 10, 11 |
| t _{HA} | 7, 8, 9, 10, 11 |
| t _{SA} | 7, 8, 9, 10, 11 |
| t _{PWE} | 7, 8, 9, 10, 11 |
| t _{SD} | 7, 8, 9, 10, 11 |
| t _{HD} | 7, 8, 9, 10, 11 |

Document #: 38-00055-D