

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D3145, SEPTEMBER 1988—REVISED OCTOBER 1988

- 8-Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- State of the Art BICMOS Design Significantly Reduces ICC
- Comparable Speed and Improved Power Performance Relative to 54F/74F373
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic Ceramic 300-mil DIPs

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'BCT373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface components.


The output control (\overline{OC}) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54BCT373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT373 is characterized for operation from 0°C to 70°C .

SN54BCT373 ... J PACKAGE
SN74BCT373 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT373 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OC}	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

**SN54BCT373, SN74BCT373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS**


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT373	96 mA
SN74BCT373	128 mA
Operating free-air temperature range: SN54BCT373	-55°C to 125°C
SN74BCT373	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

2

BICMOS Circuits



POST OFFICE BOX 656303 • DALLAS, TEXAS 75265

SN54BCT373, SN74BCT373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54BCT373			SN74BCT373			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-12			-15	mA
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT373			SN74BCT373			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA			2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.4			0.4	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0			-100			-225	mA
I _{CCL}	V _{CC} = 5.5 V			37			60	mA
I _{CCH}	V _{CC} = 5.5 V			2			5	mA
I _{CCZ}	V _{CC} = 5.5 V			5			8	mA
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V			6			6	pF
C _o	V _{CC} = 5 V, V _O = 2.5 V or 0.5 V			11			11	pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

	V _{CC} = 5V, T _A = 25°C		V = 4.5 V to 5.5 V, T _A = MIN to MAX [§]				UNIT
	BCT373		SN54BCT373		SN74BCT373		
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{SU} Setup time, Data before enable C ↓	2		2		2		ns
t _H Hold time, Data after enable C ↓	5.5		5.5		5.5		ns
t _W Pulse duration, Enable C high	7.5		7.5		7.5		ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BiCMOS Circuits



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54BCT373, SN74BCT373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT373			SN54BCT373		SN74BCT373		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	D	Any Q	2	5.9	7.7	1.5	10.1	2	9.3	ns
t _{PHL}	D	Any Q	2	6.7	8.5	1	10.3	1.5	9.5	ns
t _{PLH}	C	Any Q	2	6.2	8.2	2	10.1	2	9.3	ns
t _{PHL}	C	Any Q	2	5.9	7.8	2	9.2	2	8.8	ns
t _{PZH}	OC	Any Q	1	7.8	9.6	1	12.3	1	11.8	ns
t _{PZL}	OC	Any Q	1	8.2	10.2	1	12.5	1	12	ns
t _{PHZ}	OC	Any Q	1	4.9	6.6	1	7.4	1	7	ns
t _{PLZ}	OC	Any Q	1	5	6.7	1	8.1	1	7.4	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


2

BICMOS Circuits

TEXAS
 INSTRUMENTS

POST OFFICE BOX 866303 • DALLAS, TEXAS 75268


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed


LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS