



## 512K x 8 SRAM

Ultra Low Power SRAM

### AVAILABLE AS MILITARY SPECIFICATION

- SMD 5962-95613<sup>1,2</sup>
- MIL STD-883<sup>1</sup>

### FEATURES

- Ultra Low Power with 2V Data Retention  
(0.2mW MAX worst case Power-down standby)
- Fully Static, No Clocks
- Single +5V ±10% power supply
- Easy memory expansion with CE\ and OE\ options
- All inputs and outputs are TTL-compatible
- Three state outputs
- Operating temperature range:
  - Ceramic -55°C to +125°C & -40°C to +85°C
  - Plastic -40°C to +85°C<sup>3</sup>

1. Not applicable to plastic package  
 2. Applies to CW package only.  
 3. Contact factory for -55°C to +125°C

### OPTIONS

- **Timing**
  - 55ns access
  - 70ns access
  - 85ns access
  - 100ns access
- **Packages**
  - Ceramic Dip (600 mil)
  - Ceramic SOJ<sup>5</sup>
  - Plastic TSOP
- **Options**
  - 2V data retention/very low power LL

4. For DG package, contact factory  
 5. Contact Factory

**NOTE:** Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.


Pin Name	Function
WE\	Write Enable Input
CE\	Chip Select Input
OE\	Output Enable Input
A0 - A18	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

For more products and information  
 please visit our web site at  
[www.austinsemiconductor.com](http://www.austinsemiconductor.com)

### PIN ASSIGNMENT

(Top View)

32-Pin DIP, 32-Pin SOJ  
& 32-Pin TSOP



### GENERAL DESCRIPTION

The AS5C4009LL is organized as 524,288 x 8 SRAM utilizing a special ultra low power design process. ASI's pinout adheres to the JEDEC standard for pinout on 4 megabit SRAMs. The evolutionary 32 pin version allows for easy upgrades from the 1 meg SRAM design.


For flexibility in memory applications, ASI offers chip enable (CE\ ) and output enable (OE\ ) capabilities. These features can place the outputs in High-Z for additional flexibility in system design.

This devices operates from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

Writing to these devices is accomplished when write enable (WE\ ) and CE\ inputs are both LOW. Reading is accomplished when WE\ remains HIGH and CE\ and OE\ go LOW. The device offers a reduced power standby mode when disabled, by lowering VCC to 2V and maintaining CE\ = 2V. This allows system designers to meet ultra low standby power requirements.



### FUNCTIONAL BLOCK DIAGRAM





**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss.....	-5V to +7.0V
Voltage on any pin Relative to Vss.....	-5V to +7.0V
Storage Temperature .....	-65°C to +150°C
Operating Temperature Range.....	-55°C to +125°C
Soldering Temperature Range.....	260°C
Maximum Junction Temperature**.....	+150°C
Power Dissipation.....	1.0W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\* Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(-55°C ≤ T<sub>A</sub> ≤ 125°C; V<sub>CC</sub> = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current (V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> )	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current (CE\=V <sub>IH</sub> or OE\=V <sub>IH</sub> or WE\=V <sub>IL</sub> , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub> )	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	--	0.4	V	15
Output High Voltage (I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.4	--	V	15
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	15
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> +0.5	V	1, 15
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5	0.8	V	2, 15

PARAMETER	CONDITIONS	SYM	MAX				UNITS	NOTES
			-55	-70	-85	-100		
Power Supply Current: Operating	Cycle Time = Min., 100% Duty Cycle, I <sub>IO</sub> = 0mA, CE\ = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>CC1</sub>	100	90	80	70	mA	3
Power Supply Current: Standby	TTL CE\ = V <sub>IH</sub> , Other inputs = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>SB</sub>	6	6	6	6	mA	
	CMOS CE\ = V <sub>CC</sub> -0.2V, Other inputs = 0 ~ V <sub>CC</sub>	I <sub>SB1</sub>	0.75	0.75	0.75	0.75	mA	



**CAPACITANCE**

PARAMETER	CONDITIONS		SYMBOL	MAXIMUM	UNITS	NOTES
Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{MHz}$ $V_{CC} = 5\text{V}$	$V_{IN}=0\text{V}$	$C_{IN}$	8	pF	4
Input/Output Capacitance		$V_{IO}=0\text{V}$	$C_{IO}$	10	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


( $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-55		-70		-85		-100		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle Time	$t_{RC}$	55		70		85		100		ns	
Address access time	$t_{AA}$		55		70		85		100	ns	
Chip Enable access time	$t_{ACE}$		55		70		85		100	ns	
Output hold from address change	$t_{OH}$	10		10		10		10		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	10		10		10		10		ns	4,6
Chip disable to output in High-Z	$t_{HZCE}$		20		25		30		30	ns	4,6
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	4
Chip disable to power-down time	$t_{PD}$		55		70		85		100	ns	4
Output Enable access time	$t_{AOE}$		30		35		40		45	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	5		5		5		5		ns	4,6
Output disable to output in High-Z	$t_{HZOE}$		20		25		30		30	ns	4,6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	55		70		85		100		ns	
Chip Enable to end of write	$t_{CW}$	50		60		70		80		ns	
Address valid to end of write	$t_{AW}$	50		60		70		80		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	50		60		70		80		ns	
Data setup time	$t_{DS}$	30		30		35		40		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	4,6
Write Enable to output in High-Z	$t_{HZWE}$		25		25		30		30	ns	4,6



**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1



**Fig. 1 Output Load Equivalent**

**NOTES**


- Overshoot: V<sub>cc</sub> +3.0V for pulse width < 20ms.
- Undershoot: -3V for pulse width < 20ms.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is guaranteed but not tested.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
- WE is HIGH for READ cycle.
- Device is continuously selected. Chip enables and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- RC = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Output enable (OE) is inactive (HIGH).
- Output enable (OE) is active (LOW).
- ASI does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.
- All voltage referenced to V<sub>ss</sub> (GND).

**DATA RETENTION ELECTRICAL CHARACTERISTICS**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data			V <sub>DR</sub>	2		V	
Data Retention Current	CE > (V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		100	μA	
	V <sub>IN</sub> > (V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> = 3V	I <sub>CCDR</sub>		200	μA	
Chip Deselect to Data Retention Time			t <sub>CDR</sub>	0		ns	4
Operation Recovery Time			t <sub>R</sub>	5		ms	4, 10




LOW  $V_{CC}$  DATA RETENTION WAVEFORM



READ CYCLE NO. 1<sup>1</sup>  
(Address Controlled,  $CE \setminus = OE \setminus = V_{IL}$ ,  $WE \setminus = V_{IH}$ )




READ CYCLE NO. 2<sup>2</sup>  
( $WE \setminus = V_{IH}$ )




 Don't Care  
 Undefined



**WRITE CYCLE NO. 1**  
(WE Controlled)



**WRITE CYCLE NO. 2**  
(Write Enabled Controlled)




- NOTES:**
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  (MAX) is less than  $t_{LZ}$  (MIN) both for a given device and from device to device interconnection.
  3. A write occurs during the overlap of a low  $CE$  and a low  $WE$ . A write begins at the latest transition among  $CE$  going Low and  $WE$  going Low; A write ends at the earliest transition among  $CE$  going High and  $WE$  going High,  $t_{WP}$  is measured from the beginning of write to the end of write.
  4.  $t_{CW}$  is measured from the  $CE$  going Low to end of write.
  5.  $t_{AS}$  is measured from the address valid to the beginning of write.
  6.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends are  $CE$  or  $WE$  going High.



**MECHANICAL DEFINITION\***

**ASI Case #112 (Package Designator CW)**



SYMBOL	ASI PACKAGE	
	MIN	MAX
A	0.089	0.111
b	0.016	0.020
b1	0.045	0.055
b2	0.008	0.012
D	1.585	1.615
E	0.585	0.605
E1	0.590	0.610
e	0.090	0.110
L	0.040	0.060
L1	0.125	0.175


\*All measurements are in inches.





**MECHANICAL DEFINITION\***

**ASI Case #502 (Package Designator ECJ)**




SYMBOL	ASI PACKAGE	
	MIN	MAX
A	0.140	0.160
A1	0.054	0.066
b	0.022	0.028
b1	0.100 TYP	
b2	0.115	0.135
D	0.815	0.835
D1	0.740	0.760
E	0.445	0.460
E1	0.395	0.410
e	0.045	0.055
L	0.057	0.063

\*All measurements are in inches.



**MECHANICAL DEFINITION\***

**ASI Case #1002 (Package Designator DG)**



\*All measurements are in inches.



## ORDERING INFORMATION

EXAMPLE: AS5C4009CW-55LL/883C<sup>1</sup>

Device Number	Package Type	Speed ns	Options**	Process
AS5C4009	CW	-55	LL	/*
AS5C4009	CW	-70	LL	/*
AS5C4009	CW	-85	LL	/*
AS5C4009	CW	-100	LL	/*

EXAMPLE: AS5C4009ECJ-55LL/883C<sup>1</sup>

Device Number	Package Type	Speed ns	Options*	Process
AS5C4009	ECJ	-55	LL	/*
AS5C4009	ECJ	-70	LL	/*
AS5C4009	ECJ	-85	LL	/*
AS5C4009	ECJ	-100	LL	/*

EXAMPLE: AS5C4009DG-55LL/IT<sup>2</sup>

Device Number	Package Type	Speed ns	Options**	Process
AS5C4009	DG	-55	LL	/*
AS5C4009	DG	-70	LL	/*
AS5C4009	DG	-85	LL	/*
AS5C4009	DG	-100	LL	/*

### \*AVAILABLE PROCESSES

IT = Industrial Temperature Range

-40°C to +85°C

XT = Extended Temperature Range

-55°C to +125°C

883C = Full Military Processing

-55°C to +125°C

### \*\* OPTIONS

LL = 2V Data Retention/Ultra Low Power

### NOTES:

1. All CSOJ devices, please consult factory. Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.
2. Plastic devices not available as 883. For XT or 55ns devices, contact factory.



**ASI TO DSCC PART NUMBER  
CROSS REFERENCE  
FOR 5962-95613**

**Package Designator CW**

<b>ASI Part #</b>	<b>SMD Part</b>
AS5C4009CW-120/H	5962-9561301HYA
AS5C4009CW-120L/H	5962-9561315HYA
AS5C4009CW-100/H	5962-9561302HYA
AS5C4009CW-100L/H	5962-9561316HYA
AS5C4009CW-85/H	5962-9561303HYA
AS5C4009CW-85L/H	5962-9561317HYA
AS5C4009CW-70/H	5962-9561304HYA
AS5C4009CW-70L/H	5962-9561318HYA
AS5C4009CW-120/H	5962-9561301HYC
AS5C4009CW-120L/H	5962-9561315HYC
AS5C4009CW-100/H	5962-9561302HYC
AS5C4009CW-100L/H	5962-9561316HYC
AS5C4009CW-85/H	5962-9561303HYC
AS5C4009CW-85L/H	5962-9561317HYC
AS5C4009CW-70/H	5962-9561304HYC
AS5C4009CW-70L/H	5962-9561318HYC

\* ASI part number is for reference only. Orders received referencing the SMD part number will be processed per the SMD.