


# Binary Counter

The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

$P_D = 370 \text{ mW typ/pkg (No Load)}$   
 $f_{\text{toggle}} = 150 \text{ MHz (typ)}$   
 $t_r, t_f = 2.7 \text{ ns typ (20\%–80\%)}$

### LOGIC DIAGRAM



$V_{CC1} = \text{PIN 1}$   
 $V_{CC2} = \text{PIN 16}$   
 $V_{EE} = \text{PIN 8}$

### TRUTH TABLE

INPUTS							OUTPUTS			
R	S0	S1	S2	S3	C1	C2	Q0	Q1	Q2	Q3
H	L	L	L	L	X	X	L	L	L	L
L	H	H	H	H	X	X	H	H	H	H
L	L	L	L	L	H	X	No Count			
L	L	L	L	L	X	H	No Count			
L	L	L	L	L	L	**	L	L	L	L
L	L	L	L	L	L	**	H	L	L	L
L	L	L	L	L	L	**	H	H	L	L
L	L	L	L	L	L	**	L	L	H	L
L	L	L	L	L	L	**	L	L	H	L
L	L	L	L	L	L	**	L	H	H	L
L	L	L	L	L	L	**	L	H	H	L
L	L	L	L	L	L	**	L	L	L	H
L	L	L	L	L	L	**	H	L	L	H
L	L	L	L	L	L	**	L	L	H	H
L	L	L	L	L	L	**	L	H	H	H
L	L	L	L	L	L	**	H	H	H	H

\*\*  $V_{IL}$   $\rightarrow$   $V_{IH}$  Clock transition from  $V_{IL}$  to  $V_{IH}$  may be applied to C1 or C2 or both for same effect.

## MC10178



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620-10




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648-08



**FN SUFFIX**  
PLCC  
CASE 775-02

### DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

**3**



**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	Test Limits							Unit	
			-30°C		+25°C			+85°C			
			Min	Max	Min	Typ	Max	Min	Max		
Power Supply Drain Current	I <sub>E</sub>	8		97			88		97	mAdc	
Input Current	I <sub>inH</sub>	12		390			245		245	μAdc	
		11		350			220		220		
		9		650			410		410		
	I <sub>inL</sub>	*	0.5		0.5			0.3		μAdc	
Output Voltage Logic 1	V <sub>OH</sub>	14	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		
Output Voltage Logic 0	V <sub>OL</sub>	14	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615		
Threshold Voltage Logic 1	V <sub>OHA</sub>	3	-1.080		-0.980			-0.910		Vdc	
		14	-1.080		-0.980			-0.910			
		15	-1.080		-0.980			-0.910			
Threshold Voltage Logic 0	V <sub>OLA</sub>	3		-1.655			-1.630		-1.595	Vdc	
		14		-1.655			-1.630		-1.595		
		15		-1.655			-1.630		-1.595		
Switching Times (50Ω Load)										ns	
Propagation Delay	Clock Input	t <sub>12+15+</sub>	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	
		t <sub>12-13-</sub>	13	1.9	9.4	2.0	6.0	9.2	2.0	9.8	
		t <sub>12+4-</sub>	4	2.9	12.3	3.0	8.5	12.0	3.0	12.8	
		t <sub>12-3+</sub>	3	3.9	14.9	4.0	11.0	14.5	4.0	15.5	
Rise Time (20 to 80%)	t <sub>15+</sub>	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0		
Fall Time (20 to 80%)	t <sub>15-</sub>	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0		
Set Input	t <sub>11-15+</sub>	15	1.4	5.2	1.5		5.0	1.5	5.5		
Reset Input	t <sub>9-15+</sub>	15	1.4	5.2	1.5		5.0	1.5	5.5		
Counting Frequency	f <sub>count</sub>	15	125		125	150		125		MHz	

\* Individually test each input applying V<sub>IL</sub> to input under test.

3

## ELECTRICAL CHARACTERISTICS (continued)

			TEST VOLTAGE VALUES (Volts)					
			V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	
@ Test Temperature								
-30°C			-0.890	-1.890	-1.205	-1.500	-5.2	
+25°C			-0.810	-1.850	-1.105	-1.475	-5.2	
+85°C			-0.700	-1.825	-1.035	-1.440	-5.2	
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V <sub>CC</sub> ) Gnd
			V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	
Power Supply Drain Current	I <sub>E</sub>	8	9				8	1, 16
Input Current	I <sub>inH</sub>	12	12				8	1, 16
		11	11				8	1, 16
		9	9				8	1, 16
	I <sub>inL</sub>	*		*			8	1, 16
Output Voltage	Logic 1	V <sub>OH</sub>	14	9			8	1, 16
			15	11			8	1, 16
Output Voltage	Logic 0	V <sub>OL</sub>	14	11			8	1, 16
			15	9			8	1, 16
Threshold Voltage	Logic 1	V <sub>OHA</sub>	3		5		8	1, 16
			14		11		8	1, 16
			15		9		8	1, 16
Threshold Voltage	Logic 0	V <sub>OLA</sub>	3			5	8	1, 16
			14			11	8	1, 16
			15			9	8	1, 16
Switching Times	(50Ω Load)							
Propagation Delay	Data Input	t <sub>12+15+</sub>	15		Pulse In	Pulse Out	-3.2 V	+2.0 V
			13		12	15	8	1, 16
			4		12	13	8	1, 16
			3		12	4	8	1, 16
Rise Time	(20 to 80%)	t <sub>+</sub>	15		12	3	8	1, 16
Fall Time	(20 to 80%)	t <sub>-</sub>	15		12	15	8	1, 16
Set Input		t <sub>11-15+</sub>	15		12	15	8	1, 16
Reset Input		t <sub>9-15+</sub>	15		11	15	8	1, 16
Counting Frequency		f <sub>count</sub>	15		9	15	8	1, 16
					12	15	8	1, 16

\* Individually test each input applying V<sub>IL</sub> to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

3