

# MITSUBISHI LSI's M5M21C67P-45, -55

**16384-BIT (16384-WORD BY 1-BIT) CMOS STATIC RAM**

## DESCRIPTION

This is a family of 16384-word by 1-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

## FEATURES

- Fast access time      M5M21C67P-45 ..... 45 ns (max)  
                                  M5M21C67P-55 ..... 55 ns (max)
- Low power dissipation Active ..... 200 mW (typ)  
                                  Stand by ..... 5  $\mu$ W (typ)
- Power down by  $\bar{S}$
- Single 5V power supply
- Fully static operation  
    Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select ( $\bar{S}$ ) input

## APPLICATION


High-speed memory systems

## FUNCTION

A write operation is executed during the  $\bar{S}$  low and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low, the Q terminal is maintained in the high impedance state, so it is possible to connect D and Q terminals directly.

In a read operation, after setting  $\bar{W}$  to high, and  $\bar{S}$  to low if the address signals are stable, the data is available at the Q terminal.

## PIN CONFIGURATION (TOP VIEW)




Outline 20 P4

When  $\bar{S}$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

## BLOCK DIAGRAM



**16384-BIT (16384-WORD BY 1-BIT) CMOS STATIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-3.5 <sup>*</sup> ~7	V
V <sub>I</sub>	Input voltage		-3.5 <sup>*</sup> ~7	V
V <sub>O</sub>	Output voltage		-3.5 <sup>*</sup> ~7	V
P <sub>d</sub>	Maximum power dissipation		1	W
T <sub>opr</sub>	Operating temperature		-10~85	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

\* Pulse width = 20 ns, DC: -0.5V

**DC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-3 *		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.5V			10	μA
I <sub>OZ</sub>	Off-state output current	V <sub>I</sub> ( $\bar{S}$ ) = 2.2V, V <sub>O</sub> = 0 ~ V <sub>CC</sub>			50	μA
I <sub>CC1</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> ( $\bar{S}$ ) = 0.8V	DC	25	50	mA
		Output open	AC		80	
I <sub>CC2</sub>	Stand by current	V <sub>I</sub> ( $\bar{S}$ ) = 2.2V Other V <sub>I</sub> = 2.2V		10	20	mA
I <sub>CC3</sub>	Stand by current	V <sub>I</sub> ( $\bar{S}$ ) ≥ V <sub>CC</sub> - 0.2V, Other V <sub>I</sub> ≤ 0.2V or V <sub>I</sub> ≥ V <sub>CC</sub> - 0.2V		0.001	2	mA
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz			5	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz			6	pF

Note 1. Current flow into an IC is positive, out is negative.

\* Pulse width = 20 ns, DC: -0.5V

**SWITCHING CHARACTERISTICS (FOR READ CYCLE)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	M5M21C67P-45			M5M21C67P-55			Unit
		Min	Typ	Max	Min	Typ	Max	
t <sub>CR</sub>	Read cycle time	45			55			ns
t <sub>a(A)</sub>	Address access time			45			55	ns
t <sub>a(S)</sub>	Chip select access time			45			55	ns
t <sub>V(A)</sub>	Data valid time after address	5			5			ns
t <sub>en(S)</sub>	Output enable time after chip selection	10			10			ns
t <sub>dis(S)</sub>	Output disable time after chip deselection	0		20	0		25	ns
t <sub>PU</sub>	Power-up time after chip selection	0			0			ns
t <sub>PD</sub>	Power down time after chip deselection			45			55	ns

**16384-BIT (16384-WORD BY 1-BIT) CMOS STATIC RAM**

**TIMING REQUIREMENTS (FOR WRITE CYCLE)** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5\text{V}\pm 10\%$ , unless otherwise noted)

Symbol	Parameter	M5M21C67P-45			M5M21C67P-55			Unit
		Min	Typ	Max	Min	Typ	Max	
$t_{CW}$	Write cycle time	45			55			ns
$t_{su}(S)$	Chip select setup time	35			40			ns
$t_{su}(A)_1$	Address setup time 1 ( $\overline{W}$ CONTROL)	0			0			ns
$t_{su}(A)_2$	Address setup time 2 ( $\overline{S}$ CONTROL)	0			0			ns
$t_{w(W)}$	Write pulse width	25			30			ns
$t_{rec}(W)$	Write recovery time	0			0			ns
$t_{su}(D)$	Data setup time	25			25			ns
$t_h(D)$	Data hold time	0			0			ns
$t_{dis}(W)$	Output disable time after $\overline{W}$ low	0		15	0		20	ns
$t_{en}(W)$	Output enable time after $\overline{W}$ high	0			0			ns
$t_{su}(A-\overline{WH})$	Address to $\overline{W}$ high	35			40			ns

**CONDITIONS**

Input pulse levels . . . . . 0 to 3V  
 Input rise and fall time . . . . . 5ns  
 Input timing reference level . . . . . 1.5V  
 Output timing reference level . . . . . 0.8V ~ 2V  
 Output loads . . . . . Fig. 1, Fig. 2




Fig. 1 Output load





Fig. 2 Output load for  $t_{en}$ ,  $t_{dis}$


**TIMING DIAGRAMS**

**Read cycle 1**



$\overline{W} = H$   
 $\overline{S} = L$

**Read cycle 2 (Note 2)**




$\overline{W} = H$

Note 2. Addresses valid prior to or coincident with  $\overline{S}$  transition low.  
 3. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.


16384-BIT (16384-WORD BY 1-BIT) CMOS STATIC RAM

TIMING DIAGRAMS

Write cycle 1 ( $\bar{W}$  control mode)



Write cycle 2 ( $\bar{S}$  control mode)



Note 4. Hatching indicates the state is don't care.

5. When the falling edge of  $\bar{W}$  is simultaneous or prior to the falling edge of  $\bar{S}$ , the output is maintained in the high impedance.