



Integrated Device Technology, Inc.

# HIGH-SPEED BiCMOS OCTAL BUFFER/LINE DRIVERS

**ADVANCE INFORMATION**  
IDT54/74FBT540/541  
IDT54/74FBT540A/541A  
IDT54/74FBT540C/541C

## FEATURES:

- IDT54/74FBT540/541 equivalent to 54/74BCT540/541
- IDT54/74FBT540/541A 25% faster than the 540/541
- IDT54/74FBT540/541C 10% faster than the 540/541A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Octal Buffers and Line Drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT540 and IDT54/74FBT541 are similar in function to the 54/74FBT240 and 54/74FBT241, respectively, except that the inputs and outputs are on opposite sides of the packages. This pinout arrangement allows for easier layout and greater board density when designing output ports for microprocessors.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAMS




IDT54/74FCT540




IDT54/74FCT541

2636 drw 01

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK  
TOP VIEW



LCC  
TOP VIEW

2636 drw 02

BiCEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**APRIL 1990**

6

**PIN DESCRIPTION**

Pin Names	Description
$\overline{OE}A, \overline{OE}B$	3-State Output Enable Input (Active LOW)
D0-D7	Inputs
O0-O7	Outputs

2636 tbl 01

**FUNCTION TABLE<sup>(1)</sup>**

Inputs		Output	
$\overline{OE}A, \overline{OE}B$	D	540	541
L	L	H	L
L	H	L	H
H	X	Z	Z

2636 tbl 02

**NOTE:**

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

2636 tbl 03

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COUT	Output Capacitance	VOUT = 0V	8	pF

2636 tbl 04

**NOTE:**

- This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_I = 2.7\text{V}$	—	—	10	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_I = 0.5\text{V}$	—	—	-10	$\mu\text{A}$
$I_{OZH}$	High Impedance	$V_{CC} = \text{Max.}$	—	—	50	$\mu\text{A}$
$I_{OZL}$	Output Current	$V_O = 2.7\text{V}$	—	—	—	
		$V_O = 0.5\text{V}$	—	—	-50	
$I_I$	Input HIGH Current	$V_{CC} = \text{Max.}, V_I = 5.5\text{V}$	—	—	100	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_N = -18\text{mA}$	—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$	-75	—	-225	$\text{mA}$
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4	3.3	—	V
		$I_{OH} = -12\text{mA MIL.}$ $I_{OH} = -15\text{mA COM'L.}$	—	—	—	
		$I_{OH} = -18\text{mA MIL.}$ $I_{OH} = -24\text{mA COM'L.}$	2.0	3.0	—	V
$V_{OL}$	Output LOW Voltage		—	0.3	0.55	V
		$I_{OL} = 48\text{mA MIL.}$ $I_{OL} = 64\text{mA COM'L.}$	—	—	—	
$V_H$	Input Hysteresis	$V_{CC} = 5\text{V}$	—	200	—	$\text{mV}$
$I_{OFF}$	Bus Leakage Current	$V_{CC} = 0\text{V}, V_O = 4.5\text{V}$	—	—	100	$\mu\text{A}$
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND}$ or $V_{CC}$	—	0.2	1.5	$\text{mA}$

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2636 bl 05

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. VIN = 3.4V <sup>(3)</sup>		—	—	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	VCC = Max., Outputs Open OE $\bar{A}$ = OE $\bar{B}$ = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	—	0.25	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	VCC = Max., Outputs Open fi = 10MHz, 50% Duty Cycle OE $\bar{A}$ = OE $\bar{B}$ = GND One Bit Toggling	VIN = VCC VIN = GND	—	—	4.0	mA
			VIN = 3.4V VIN = GND	—	—	5.0	
		VCC = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle OE $\bar{A}$ = OE $\bar{B}$ = GND Eight Bits Toggling	VIN = VCC VIN = GND	—	—	6.5 <sup>(5)</sup>	
			VIN = 3.4V VIN = GND	—	—	14.5 <sup>(5)</sup>	

**NOTES:**

2636 (b) 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient, and maximum loading.
- Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (VIN = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FBT 540**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FBT540				IDT54/74FBT540A				IDT54/74FBT540C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	6.9	—	—	1.5	4.8	—	—	1.5	4.3	—	—	ns
tPZH tPZL	Output Enable Time		1.5	10.1	—	—	1.5	6.2	—	—	1.5	5.8	—	—	ns
tPHZ tPLZ	Output Disable Time		1.5	8.5	—	—	1.5	5.6	—	—	1.5	5.2	—	—	ns

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FBT 541**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FBT541				IDT54/74FBT541A				IDT54/74FBT541C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	8.2	—	—	1.5	4.8	—	—	1.5	4.1	—	—	ns
tPZH tPZL	Output Enable Time		1.5	10.7	—	—	1.5	6.2	—	—	1.5	5.8	—	—	ns
tPHZ tPLZ	Output Disable Time		1.5	8.6	—	—	1.5	5.6	—	—	1.5	5.2	—	—	ns


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

2636 tbl 07

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

#### DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2636 trl 08


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES




#### NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $Z_0 \leq 50\Omega$ ;  $t_r \leq 2.5$  ns;  $t_r \leq 2.5$  ns.

2636 drw 04

**ORDERING INFORMATION**



2636 drw 03