

1M x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 1,048,576 x16 bit Dxtended Data Out CMOS DRAMs. Dxtended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage(+5.0V or +3.3V), refresh cycle(1K Ref. or 4K Ref.), access time(-6, -7 or -8), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$ refresh, $\bar{R}\bar{A}\bar{S}$ -only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in Low power version.

This 1Mx16 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memroy unit for microcomputer, personal computer and portable machines.

FEATURES

• Part Identification

- KM416C1004A/A-L (5V, 4K Ref.)
- KM416C1204A/A-L (5V, 1K Ref.)
- KM416V1004A/A-L (3.3V, 4K Ref.)
- KM416V1204A/A-L (3.3V, 1K Ref.)

• Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	1K	4K	1K
-6	324	540	550	880
-7	288	504	495	825
-8	252	468	440	770

- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 2 $\bar{C}\bar{A}\bar{S}$ Byte/Word Read/Write operation
- $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$ refresh capability
- $\bar{R}\bar{A}\bar{S}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Triple +5V \pm 10% power supply(5V product)
- Triple +3.3V \pm 0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L-ver
C1004A	5V	4K	64ms	128ms
V1004A	3.3V			
C1204A	5V	1K	16ms	
V1204A	3.3V			

• Performance range:

Speed	tRAC	tCAC	tRC	tHPC
-6	60ns	17ns	104ns	25ns
-7	70ns	20ns	124ns	30ns
-8	80ns	20ns	144ns	35ns


FUNCTIONAL BLOCK DIAGRAM



(Note) *1 : 1K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



* Note : (N.C) --> 1K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A9	Address Inputs(1K Product)
DQ0 -15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ¹	2.4	-	V _{CC} +1 ¹	V
Input Low Voltage	V _{IL}	-0.3 ²	-	0.8	-1.0 ²	-	0.8	V

¹ : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

² : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{IL}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{OL}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{IL}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{OL}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max				Units
			KM416V1004A	KM416V1204A	KM416C1004A	KM416C1204A	
Icc1	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc2	Normal L	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc4	Don't care	-6	110	120	120	130	mA
		-7	100	110	110	120	mA
		-8	90	100	100	110	mA
Icc5	Normal L	Don't care	1	1	1	1	mA
			200	200	200	200	μA
Icc6	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc7	L	Don't care	400	400	450	350	μA
Icc8	L	Don't care	200	200	250	250	μA

Icc1* : Operating Current (RAS, UCAS, LCAS, Address cycling @tRC=min.)

Icc2 : Standby Current (RAS=UCAS=LCAS=W=VIH)

Icc3* : RAS-Only Refresh Current (UCAS=LCAS=VIH, RAS, Address cycling @tRC=min.)

Icc4* : Hyper Page Mode Current (RAS=VIL, UCAS or LCAS, Address cycling @tHPC=min.)

Icc5 : Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)

Icc6* : CAS-before-RAS Refresh Current (RAS, UCAS or LCAS cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, UCAS, LCAS= 0.2V,

Din = Don't care, TRC= 31.25μs(4K/L-ver), 125μs(1K/L-ver), TRAS=TRASmin~300 ns

Icc8 : Self Refresh Current

RAS=UCAS=LCAS=VIL, W=OE=A0 ~ A11 = Vcc-0.2V or 0.2V,

DQ0 - DQ15= Vcc-0.2V, 0.2V or Open

* NOTE : Icc1, Icc3, Icc4 and Icc8 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page mode cycle time tHPC.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{CAS}}$, W, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ15]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	104		124		144		ns	
Read-modify-write cycle time	tRWC	140		170		190		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		17		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		ns	3
$\overline{\text{OE}}$ to output in Low-Z	tOLZ	3		3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	15	3	20	3	20	ns	6,13
Transition time (rise and fall)	tT	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	17		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	10	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	43	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	14
Column address hold time	tCAH	10		15		15		ns	14
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		ns	7
Write command hold time	tWCH	10		15		15		ns	
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	tCWL	10		15		20		ns	17
Data set-up time	tDS	0		0		0		ns	9,20
Data hold time	tDH	10		15		15		ns	9,20
Refresh period(1K, Normal)	tREF		16		16		16	ms	
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(L -ver)	IREF		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		44		44		ns	7,16
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	IRWD	79		94		104		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	49		59		64		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	54		64		69		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		10		ns	18
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	IRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time($\overline{\text{CB}}$ counter test cycle)	tCPT	20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Hyper Page mode cycle time	tHPC	25		30		35		ns	11
Hyper Page mode read-modify-write cycle time	tHPRWC	56		71		81		ns	11
$\overline{\text{CAS}}$ precharge time Hyper page cycle)	tCP	10		10		10		ns	15
$\overline{\text{RAS}}$ pulse width (Hyper page cycle)	tRASP	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	3
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	3	15	3	20	3	20	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	15		20		20		ns	
Output data hold time	tDOH	5		5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	3	15	3	20	3	20	ns	6,13
Output buffer turn off delay from $\overline{\text{W}}$	tWEZ	3	15	3	20	3	20	ns	6
$\overline{\text{W}}$ to data delay	tWED	15		20		20		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	tOCH	5		5		5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	tCHO	5		5		5		ns	
$\overline{\text{OE}}$ precharge time	tOEP	5		5		5		ns	
$\overline{\text{W}}$ pulse width	tWPE	5		5		5		ns	
$\overline{\text{RAS}}$ pulse width(C-B-R self refresh)	tRASS	100		100		100		us	12
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	12
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	12

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .

2


KM416C/V10(2)04A/A-L Truth Table

RAS	$\overline{\text{CAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ0- DQ7	DQ8- DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

11. $t_{ASC} \geq 6$ ns, Assume $t_T = 2.0$ ns
12. 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).
13. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes to high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
14. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
15. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
16. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
17. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.



18. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
19. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



20. t_{DS} , t_{DH} is independently specified for lower byte $D_{in}(0-7)$, upper byte $D_{in}(8-15)$.

