
									F	REVISI	ONS										
REV	LTR					l	DESCF	RIPTIO	N					DA	ATE (Y	R-MO-	DA)		APPROVED		
REV	А							ements	as spe	cified i	n MIL-F	PRF-38	3535.	07-07-03			-	Thomas M. Hess			
SHEET	В	cage	OC7V7 OH) to	7. Upda o table	ate test I. Upda	conditi ate the	ons for boiler	high a plate pa	and low aragrap	level o	utput v	nforma oltage	tion (VOL		13-0	06-17		-	Thomas M. Hess		ss
SHEET																					
SHEET																					
SHEET	REV																				
REV																					
OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 11 PREPARED BY Thanh V. Nguyen DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil APPROVED BY Monica L. Poelking APPROVED BY Monica L. Poelking DRAWING APPROVED BY Monica L. Poelking DRAWING APPROVAL DATE DEPARTMENT OF DEFENSE AMSC N/A REVISION LEVEL SIZE CAGE CODE SOB 2-92196	SHEET	В	В	В	В	В	В														
PMIC N/A PREPARED BY Thanh V. Nguyen STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A PREPARED BY Thanh V. Nguyen CHECKED BY Thanh V. Nguyen CHECKED BY Thanh V. Nguyen APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL TRANSCEIVER/REGISTER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE 5962-92196	SHEET																				
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A Thanh V. Nguyen CHECKED BY Thanh V. Nguyen CHECKED BY Thanh V. Nguyen CHECKED BY Thanh V. Nguyen MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL TRANSCEIVER/REGISTER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE CAGE CODE 5962-92196	SHEET REV SHEET	15			18	19		В	В	В	В	В	В	В	В	В	В	В	В	В	В
MICROCIRCUIT Thanh V. Nguyen APPROVED BY Monica L. Poelking THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Thanh V. Nguyen APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL TRANSCEIVER/REGISTER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE 5962-92196	SHEET REV SHEET REV STATUS	15			18 REV	19			<u> </u>							1		+	+		B 14
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A APPROVED BY Monica L. Poelking MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL TRANSCEIVER/REGISTER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE CAGE CODE 5962-92196	SHEET REV SHEET REV STATUS OF SHEETS	15			18 REV SHE	19 ' EET PAREI	20 D BY	1	2				6	7 DLA	8 LANE	9 AN [10 MAF	11	12 E		
DEPARTMENT OF DEFENSE 94-09-28 COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE 5962-92196	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	NDAF	16		18 REV SHE PRE	19 ' EET PAREI	20 D BY Thanh	1 V. Ngu	2 uyen				6 C (7 DLA	8 LANE	9 ANE, OHI	10 D MAF O 432	11 RITIM 218-3	12 E 990	13	
5062-02106	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA	NDAF OCIRC AWIN NG IS A JSE BY JRTMEN	RD CUIT G VAILAR	17	18 REV SHE PRE	19 'EET PAREC	20 D BY Thanh BY Thanh	V. Ngu	2 uyen uyen		MIC CW	CRO IOS,	6 CC http:	DLA DLUM	LANE IBUS w.lan	9 ANE, OHIO	D MAF O 43: marit L, AC	RITIM 218-3 ime.d	E 990 Ila.mi	13 I	14
	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA AND AGE DEPARTME	NDAF OCIRC AWIN NG IS A JSE BY ARTMEN NCIES (NT OF I	TE THE DEFEN	17	18 REV SHE PRE CHE	19 CKED CKED	D BY Thanh BY Thanh D BY Monic	V. Ngu	2 uyen uyen pelking		MIC CW WI	CRO IOS, TH T	CIRCOCT	DLA DLUM	BLANEIBUS w.lan	9 ANE, OHIO	D MAF O 43: marit L, AE EIVE	RITIM 218-3 ime.d	E 990 Ila.mi	13 I	14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

Lead

finish

(see 1.2.5)

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>			
01	54ACTQ646	Octal transceiver/register with three-state			
		outputs, TTL compatible inputs			

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
K	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Square leadless-chip-carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V_{CC})	0.5 V dc to V _{CC} + 0.5 V dc
V _{IN} = -0.5 V	–20 mA
$V_{IN} = V_{CC} + 0.5$	+20 mA
DC output clamp diode current (I _{OK}):	
V _{IN} = -0.5 V	
$V_{IN} = V_{CC} + 0.5$	+20 mA
DC output current (I _{OUT}) per output pin	
DC V _{CC} or GND current (I _{CC} , I _{GND}) per pin	±50 mA
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C
Maximum power dissipation (P _D)	

1.4 Recommended operating conditions. 2/3/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to V _{CC}
Output voltage range (V _{OUT})	+0.0 V dc to V _{CC}
Maximum low level input voltage (V _{IL})	0.8 V
Minimum high level input voltage (V _{IH})	2.0 V
Case operating temperature range (T _C)	55°C to +125°C
Minimum input edge rate $(\Delta V/\Delta t)$:	
(V _{IN} from 0.8 V to 2.0 V or V _{IN} from 2.0 V to 0.8 V)	125 mV/ns
Maximum high level output current (I _{OH})	24 mA
Maximum low level output current (I _{OL})	+24 mA

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

^{3/} The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD					
MICROCIRCUIT DRAWING					

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-92196
	REVISION LEVEL B	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Ground bounce waveforms and test circuit. The ground bounce waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DLA Land and Maritime -VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

		TABLE I. Electrical perf	formance characte	<u>eristics</u> .				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +129$ 4.5 V $\leq \text{V}_{\text{CC}} \leq 5.5$ unless otherwise spe	25°C 5 V	V _{cc}	Group A subgroups	Limits 3/		Unit
			<u>. </u>			Min	Max	
High level output	V _{OH}	For all inputs affecting	I _{OH} = -50 μA	4.5 V	1, 2, 3	4.40		V
voltage 3006		output under test V_{in} = V_{IH} =2.0V or V_{IL} = 0.8V For all other inputs		5.5 V	1, 2, 3	5.40		
		$V_{IN} = V_{CC}$ or GND	I _{OH} = -24 mA	4.5 V	1	3.86		
			!		2, 3	3.70		
			'	5.5 V	1	4.86		
					2, 3	4.70		
			$I_{OH} = -50 \text{ mA}$	5.5 V	1, 2, 3	3.85		
Low level output voltage	V _{OL}	For all inputs affecting output under test	I _{OL} = 50 μA	4.5 V	1, 2, 3		0.10	V
3007		$V_{IN} = V_{IH} = 2.0 \text{V or } V_{IL} = 0.8 \text{V}$ For all other inputs $V_{IN} = V_{CC}$ or GND		5.5 V	1, 2, 3		0.10	
			I _{OL} = 24 mA	4.5 V	1		0.36	
			'		2, 3		0.50	
			'	5.5 V	1		0.36	
					2, 3	<u> </u>	0.50	
			$I_{OL} = 50 \text{ mA}$ $\underline{4}/$	5.5 V	1, 2, 3		1.65	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1 mA		4.5 V	1, 2, 3		5.7	V
Negative input clamp voltage 3022	V _{IC-}	For input under test, I _{IN} = -1 mA		4.5 V	1, 2, 3		-1.2	V
Input current high	I _{IH}	For input under test,	!	5.5 V	1		0.1	μΑ
3010		$V_{IN} = V_{CC}$ For all other inputs, $V_{IN} = V_{CC}$ or GND			2, 3		1.0	
Input current low 3009	I _{IL}	For input under test, V _{IN} = 0.0 V	1	5.5 V	1	<u></u>	-0.1	μА
		For all other inputs, V _{IN} = V _{CC} or GND			2, 3		-1.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.								
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V	V _{CC}	Group A subgroups	Limi	ts <u>3</u> /	Unit	
		unless otherwise specified			Min	Max		
Three-state output leakage current,	I _{OZH} <u>5</u> /	\overline{OE} = 2.0 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND	5.5 V	1		0.5	μΑ	
high 3021	_	V _{OUT} = 5.5 V		2, 3		10.0		
Three-state output leakage current,	I _{OZL}	\overline{OE} = 2.0 V or 0.8 V For all other inputs, V _{IN} = V _{CC} or GND	5.5 V	1		-0.5	μΑ	
low 3020	<u>5</u> /	V _{OUT} = 0.0 V		2, 3		-10.0		
Quiescent supply current, output	Іссн	$\overline{OE} = GND$ For all other inputs, $V_{IN} = V_{CC}$ or GND	5.5 V	1		8.0	μΑ	
high 3005				2, 3		160.0		
Quiescent supply current, output	I _{CCL}		5.5 V	1		8.0	μΑ	
low 3005				2, 3		160.0		
Quiescent supply current, output	I _{CCZ} 5/	$\overline{OE} = V_{CC}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	5.5 V	1		8.0	μΑ	
three-state 3005	<u>s</u> ,	To all other impates, VIII = Vec of Graph		2, 3		160.0		
Quiescent supply current delta, TTL	ΔI_{CC}	For input under test, $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	5.5 V	1		1.0	mA	
input levels 3005	<u>6</u> /	To all other impales, VIII = Vec of Graph		2, 3		1.6		
Input capacitance 3012	C _{IN}	T _C = +25°C See 4.4.1c	GND	4		15.0	pF	
Input/output capacitance 3012	C _{I/O} <u>5</u> /		5.5 V	4		20.0	pF	
Power dissipation capacitance	C _{PD} <u>7</u> /		5.0 V	4		100.0	pF	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

	T/	ABLE I. Electrical performance characterist	<u>ics</u> - Conti	nued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V	$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ subgroups		Limi	Unit	
		unless otherwise specified			Min	Max	
Low level ground bounce noise	V _{OLP} <u>8</u> /	V _{IH} = 3.0 V V _{IL} = 0.0 V	5.0 V	4		1500	mV
ſ- <u></u>	V _{OLV} <u>8</u> /	$T_A = +25^{\circ}C$ See 4.4.1d See figure 4	5.0 V	4		-1200	mV
High level V _{CC} bounce noise	V _{OHP} <u>8</u> /		5.0 V	4		V _{OH} +1000	mV
	V _{OHV} <u>8</u> /		5.0 V	4		V _{OH} - 1800	mV
Functional tests	<u>9</u> /	$V_{IH} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V}$	4.5 V	7, 8	L	Н	<u> </u>
3014		Verify output V _O See 4.4.1b	5.5 V	7, 8	L	Н	<u> </u>
Propagation delay time,	t _{PLH1} ,	C _L = 50 pF minimum	4.5 V	9	2.0	10.0	ns
An to Bn, Bn to An 3003	t _{PHL1} 10/	$R_L = 500 \Omega$ See figure 5		10, 11	2.0	11.0	
Propagation delay time,	t _{PLH2} ,		4.5 V	9	2.0	10.5	ns
CLKBA to An, CLKAB to Bn 3003	t _{PHL2} 10/			10, 11	2.0	12.0	<u> </u>
Propagation delay time, SBA to An, SAB to Bn	t _{PLH3} ,		4.5 V	9	2.0	11.0	ns
3003	t _{PHL3} <u>10</u> /			10, 11	2.0	12.5	<u> </u>
Propagation delay time, output enable, OE to	t _{PZH1} ,		4.5 V	9	1.5	11.5	ns
An or Bn 3003	t _{PZL1} 10/			10, 11	1.5	15.0	
Propagation delay time,	t _{PHZ1} ,		4.5 V	9	1.5	11.0	ns
output disable, ÓE to An or Bn 3003	t _{PLZ1} 10/			10, 11	1.5	12.0	
Propagation delay time,	t _{PZH2} ,		4.5 V	9	1.5	13.0	ns
output enable, DIR to An or Bn 3003	t _{PZL1} 10/			10, 11	1.5	15.0	
Propagation delay time,	t _{PHZ2} ,		4.5 V	9	1.5	11.0	ns
output disable, DIR to An or Bn 3003	t _{PLZ2} <u>10</u> /			10, 11	1.5	12.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ T _C ≤ +125 ^o C 4.5 V ≤ V _{CC} ≤ 5.5 V		Group A subgroups	Limit	ts <u>3</u> /	Unit
		unless otherwise specified			Min	Max	
Setup time, high or low, An to CLKAB or Bn to CLKBA 3003	t _s <u>11</u> /	C_L = 50 pF minimum R_L = 500 Ω See figure 5	4.5 V	9, 10, 11	3.0		ns
Hold time, high or low, An from CLKAB or Bn from CLKBA 3003	t _h <u>11</u> /		4.5 V	9, 10, 11	1.5		ns
Pulse width, high or low, CLKAB or CLKBA 3003	t _w <u>11</u> /		4.5 V	9, 10, 11	4.0		ns

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} tests, the output terminals shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I if tested at $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$.
- $\underline{4}'$ Transmission driving tests are performed at $V_{CC} = 5.5 \text{ V}$ dc with a 2 ms duration maximum. This test may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = 2.0 \text{ V}$ or 0.8 V.
- 5/ Three-state output conditions are required.
- 6/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather that 0 V or V_{CC}. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.0 mA or 1.6 mA, as applicable; and the preferred method and limits are guaranteed.
- 7/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$, and the dynamic current consumption, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + n \times d \times \Delta I_{CC}$. For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

8/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested that, whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The device manufacturer shall determine the values of these decoupling capacitors. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L < 2.5 V and H ≥ 2.5 V.
- $\underline{10}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum propagation delay limits for V_{CC} = 5.5 V are no more than 0.5 ns less than those specified at V_{CC} = 4.5 V in table I herein. For propagation delay tests, all paths must be tested.

	11/	This parameter i	is quaranteed	if not tested	to the limits	specified in table	۱
--	-----	------------------	---------------	---------------	---------------	--------------------	---

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

Device type	01					
Case outline	K and L	3	Case outlines	K and L	3	
Terminal number	Terminal symbol		Terminal number	Terminal symbol		
1 2 3 4 5 6 7 8 9 10 11 12 13 14	CLKAB	NC CLKAB SAB DIR A1 A2 A3 NC A4 A5 A6 A7 A8 GND	15 16 17 18 19 20 21 22 23 24 25 26 27 28	B6 B5 B4 B3 B2 B1 OE SBA CLKBA V _{CC}	NC B8 B7 B6 B5 B4 B3 NC B2 B1 OE SBA CLKBA V _{CC}	

NC = No internal connection

Terminal description						
Terminal symbol	Description					
An (n = 1 to 8)	Data register A inputs Data register B outputs					
Bn (n = 1 to 8)	Data register B inputs Data register A outputs					
SAB/SBA	A-to-B/B-to-A output data source select input					
CLKAB/CLKBA	A-to-B/B-to-A clock input					
ŌĒ	Output enable control inputs (active low)					
DIR	Direction enable control input					

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 11

	Device type 01								
	Inputs				Data	/O <u>1</u> /	Operation		
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	An	Bn	operation	
Н	Х	H or L	H or L	Χ	Х	Input	Input	Isolation	
Н	Χ	↑	Χ	Χ	Χ			Clock An data into A register	
Н	Х	Χ	↑	Χ	Χ			Clock Bn data into B register	
L	Н	Х	Х	L	Х	Input	Output	An to Bn – real time	
								(transparent mode)	
L	Н	↑	Χ	L	Χ			Clock An data into A register	
L	Ι	H or L	Χ	Ι	Χ			A register to Bn (stored mode)	
L	Н	↑	Χ	I	Χ			Clock An data into A register	
								and output to Bn	
L	L	Χ	Χ	Χ	L	Output	Input	Bn to An – Real time	
								(transparent mode)	
L	L	Χ	↑	Χ	L			Clock Bn data into B register	
L	L	Χ	H or L	Χ	Η			B register to An (stored mode)	
Ĺ	L	Χ		Χ	Н			Clock Bn data into B register	
								and output to An	

1/ The data output functions may be enabled or disabled by various signals at the OE or DIR inputs.

Data input functions are always enabled, i.e. data at the bus terminals will be stored on every low-to-high transition of the appropriate clock inputs.

H = High voltage level

L = Low voltage level

X = Irrelevant

↑ = Low-to-high transition

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13



NOTES:

- 1. C_L includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2. $R_L = 450\Omega \pm 1$ percent, chip resistor in series with a 50Ω termination. For monitored outputs, the 50Ω termination shall be the 50Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:
 - a. $V_{IN} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{IN} \ge 1 \text{ MHz}$.
 - b. t_r , t_f = 3.0 ns \pm 1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the \pm 1.0 ns tolerance and guaranteeing the results at 3.0 ns \pm 1.0 ns; skew between any two switching input signals (t_{sk}): \leq 250 ps.

FIGURE 4. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14






FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15





NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} , and t_{PHL} : $V_{TEST} = Open$.
- 3. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_T = 50\Omega$ or equivalent. $R_L = 500\Omega$ or equivalent.
- 6. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; $PRR \le 10 \text{ MHz}$; $t_r \le 3 \text{ ns}$; $t_r \le 3 \text{$
- 7. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 16

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 17

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} , $C_{I/O}$, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and $C_{I/O}$ shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JESD20 and table I herein. For C_{IN} , $C_{I/O}$, and C_{PD} , test all applicable pins on five devices with zero failures.
 - For C_{IN} , $C_{I/O}$, and C_{PD} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I herein. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein.
- d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The package type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DLA Land and Maritime -VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DLA Land and Maritime -VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DLA Land and Maritime -VA data from testing on both fixtures that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP} , V_{OLP} , and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OHP} , V_{OLP} , and V_{OLP} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturer shall submit to DLA Land and Maritime -VA the device functions listed in each functional group and the test results, along with the oscilloscope plots, for each device tested.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 18

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-38	ance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1	1
Final electrical parameters (see 4.2)	1/ 1, 2, 3, 7, 8, 9	1/ 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3, 7, 8	1, 2, 3, 7, 8
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3, 7, 8	1, 2, 3, 7, 8
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows.
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 19

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92196
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 20

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-06-17

Approved sources of supply for SMD 5962-92196 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9219601MKA	0C7V7	54ACTQ646FMQB
	<u>3</u> /	54ACTQ646FMQB
5962-9219601MLA	0C7V7	54ACTQ646SDMQB
	<u>3</u> /	54ACTQ646SDMQ
5962-9219601M3A	0C7V7	54ACTQ646LMQB
	<u>3</u> /	54ACTQ646LMQB

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number 0C7V7 Vendor name and address

e2v aerospace and defense, inc dba QP Semiconductor, Inc 765 Sycamore Drive Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.