

LH538000-S

**CMOS 8M (1M × 8/512K × 16)
3 V-Drive Mask-Programmable ROM**

FEATURES

- Low power supply:
2.6 to 5.5 V
- 1,048,576 × 8 bit organization
(Byte mode)
524,288 × 16 bit organization
(Word mode)
- Access time:
500 ns (MAX.) at 2.6 V ≤ V_{CC} < 4.5 V
200 ns (MAX.) at 4.5 V ≤ V_{CC} ≤ 5.5 V
- Static operation
- Three-state output
- Packages:
42-pin, 600-mil DIP
44-pin, 600-mil SOP
64-pin, 14 × 20 mm² QFP
48-pin, 12 × 18 mm² TSOP (Type I)

DESCRIPTION

The LH538000-S is a CMOS 8M-bit mask-programmable ROM organized as 1,048,576 × 8 bits (Byte mode) or 524,288 × 16 bits (Word mode) that can be selected by BYTE input pin.

It is suited for use in compact battery back-up systems due to be operated on 3 V power supply.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. Pin Connections for SOP Package




Figure 3. Pin Connections for TSOP Package




Figure 4. Pin Connections for QFP Package




Figure 5. LH538000-S Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₁ - A ₁₈	Address input
D ₀ - D ₁₅	Data output
BYTE	Byte/Word switch
CE	Chip enable input

SIGNAL	PIN NAME
OE	Output enable input
V _{CC}	Power supply
GND	Ground

NOTE:

The D₁₅/A₁ pin becomes LSB address input (A₁) when the bit configuration is set to byte mode, and data output (D₁₅) when in word mode. The BYTE input pin selects bit configuration.

TRUTH TABLE

CE	OE	BYTE	A-1 (D15)	DATA OUTPUT		MODE	ADDRESS INPUT		SUPPLY CURRENT
				D0 - D7	D8 - D15		LSB	MSB	
H	X	X	X	High-Z	High-Z	High-Z	-	-	Standby (I _{SB})
L	H	X	X	High-Z	High-Z		-	-	Operating (I _{CC})
L	L	H	Inhibit	D ₀ - D ₇	D ₈ - D ₁₅	16-bit	A ₀	A ₁₈	Operating (I _{CC})
L	L	L	L	D ₀ - D ₇	High-Z	8-bit	A ₋₁	A ₁₈	Operating (I _{CC})
L	L	L	H	D ₈ - D ₁₅	High-Z	8-bit	A ₋₁	A ₁₈	Operating (I _{CC})

NOTE:

X = Don't care, High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	2.6		5.5	V

DC CHARACTERISTICS (V_{CC} = 2.6 to 5.5 V, T_A = 0 to +70°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}		0.8V _{CC}	V _{CC} + 0.3	V	
Input 'Low' voltage	V _{IL}		-0.3	0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = -100 μA	0.8V _{CC}		V	
Output 'Low' voltage	V _{OL}	I _{OL} = 400 μA		0.4	V	
Input leakage current	I _{II} I _{LI}	V _{IN} = 0 V to V _{CC}		10	μA	
Output leakage current	I _{IO} I _{LO}	V _{OUT} = 0 V to V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 200 ns		50	mA	2
	I _{CC2}	t _{RC} = 1 μs		40	mA	2
	I _{CC3}	t _{RC} = 200 ns		45	mA	3
	I _{CC4}	t _{RC} = 1 μs		35	mA	3
Standby current	I _{SB1}	CE = V _{IH}		3	mA	
	I _{SB2}	CE = V _{CC} - 0.2 V		100	μA	
Input capacitance	C _{IN}	f = 1 MHz, T _A = +25°C		10	pF	
Output capacitance	C _{OUT}			10	pF	

NOTES:

1. CE = V_{IH}, OE = V_{IH}, outputs open
2. V_{IN} = V_{IH}, V_{IL}, CE = V_{IL}, outputs open
3. V_{IN} = (V_{CC} - 0.2 V), 0.2 V, CE = 0.2 V, outputs open

AC CHARACTERISTICS (TA = 0 to +70°C)


PARAMETER	SYMBOL	2.6 ≤ Vcc < 4.5		4.5 ≤ Vcc ≤ 5.5		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t _{RC}	500		200		ns	
Address access time	t _{AA}		500		200	ns	
Chip enable time	t _{ACE}		500		200	ns	
Output enable time	t _{OE}		150		80	ns	
Output hold time	t _{OH}	10		5		ns	
CE to output in High-Z	t _{CHZ}		150		70	ns	1
OE to output in High-Z	t _{OHZ}		150		70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.4 to 2.6 V
Input rise/fall time	10 ns
Input/output reference level	1.5 V
Output load condition	1 TTL + 100 pF

Figure 6. Byte Mode (BYTE = V_{IL})




Figure 7. Word Mode (BYTE = Vih)

ORDERING INFORMATION

LH538000-S	X	- ##
Device Type	Package	Speed
		50 500 Access Time (ns)
D 42-pin, 600-mil DIP (DIP42-P-600) M 64-pin, 14 x 20 mm ² QFP (QFP64-P-1420) N 44-pin, 600-mil SOP (SOP44-P-600) T 48-pin, 12 x 18 mm ² TSOP (TSOP48-P-1218: Type I)		
CMOS 8M (1M x 8 OR 512K x 16) Mask-Programmable ROM		
Example: LH538000-SD-50 (CMOS 8M (1M x 8) Mask-Programmable ROM, 200 ns, 42-pin, 600-mil DIP)		

538000S-8