# SRAM

# 256K x 16 SRAM

3.3V OPERATION WITH OUTPUT **ENABLE** 

#### **FEATURES**

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- Multiple center power and ground pins for improved noise immunity
- Single +3.3V ±0.3V power supply
- Easy memory expansion with chip enable  $(\overline{CE})$  and output enable (OE) options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 8, 10, 12, and 15ns
- · High-performance, low-power, CMOS double-metal process
- Complies to JEDEC low-voltage TTL standards

OPTIONS	<b>MARKING</b>
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
2V data retention	L
<ul> <li>Low power</li> </ul>	P
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C	C) AT
Extended (-55°C to +125°C	C) XT

• Part number example: MT5LC256K16D4DJ-20 P


NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

#### **GENERAL DESCRIPTION**

The MT5LC256K16D4 is organized as a 262,144 x 16 using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using a double-layer metal, triple-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed

## PIN ASSIGNMENT (Top View) 54-Pin SOJ\* (SD-8)



## 54-Pin TSOP\* (SE-4)

54 hp	A17
53 🗖	A16
	A15
	A14
	NC
	DQ16
48 🞞	DQ15
47 50	Vcc
46 II	Vss
45 □□	DQ14
44 🖂	DO13
43 🎞	BLE
42 III	ŌĒ
41 ⊞	Vss
40 🖽	NC
39 ເ⊐	DQ12
38 🖂	DQ11
37 🕮	Vss
36 ﷺ	Vcc
35 أ⊤⊏	DQ10
34 🎞	DQ9
	A13
32 EE	A12
31 🗀	A11
	A10
	A9
28 🎞	NC
	53 B H B B H B H B B B B B B B B B B B B

\* JEDEC-proposed pinout (0.8mm pitch)

memory applications, Micron offers  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  capabilities. These enhancements can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW and the appropriate byte enables  $(\overline{BHE})$  and  $\overline{BLE}$  are in their proper states. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW and the appropriate byte enables  $(\overline{BHE})$  and  $\overline{BLE}$  are in their proper states. The device offers a reduced-power standby mode when disabled. This allows system designers to meet low standby power requirements.

Separate byte enable controls (BLE and BHE) allow individual bytes to be written and read. BLE controls the lower bits (DQ1-DQ8). BHE controls the upper bits (DQ9-DQ16).

The LP version also provides a 90 percent reduction in TTL standby current (ISB1). This is achieved by including gated inputs on the design. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

### **FUNCTIONAL BLOCK DIAGRAM**





## MT5LC256K16D4 256K x 16 SRAM

### **PIN DESCRIPTIONS**

SOJ and TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION				
2-5, 23-27, 29-33 51-54	A0-A17	Input	Address Inputs: These inputs determine which cell is accessed.				
15	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle				
12, 43	BHE, BLE	Input	Byte Enables: These active LOW inputs allow individual bytes to be written or read. When BLE is LOW, data is written to or read from the lower byte, D1-D8. When BHE is LOW, data is written to or read from the upper byte, D9-D16.				
13	CE	Input	Chip Enable: This signal is used to enable the device. When CE is HIGH, the chip goes into standby power mode.				
42	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers				
1, 22, 28, 40, 50	NC	-	No Connect: These signals are not internally connected.				
6, 7, 10, 11, 16, 17, 20, 21, 34, 35, 38, 39, 44, 45, 48, 49	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.				
8, 14, 19, 36, 47	Vcc	Supply	Power Supply: +3.3V ±0.3V				
9, 18, 37, 41, 46	Vss	Supply	upply Ground: GND				

MT5LC256K16D4 256K x 16 SRAM

## **TRUTH TABLE**

MODE	CE	ŌE	WE	BLE	BHE	DQ1-DQ8	DQ9-DQ16	POWER
STANDBY	Н	Х	Х	Х	Х	HIGH-Z	HIGH-Z	STANDBY
LOW BYTE READ (DQ1-DQ8)	L	L	Н	L	Н	D	HIGH-Z	ACTIVE
HIGH BYTE READ (DQ9-DQ16)	L	L	Н	Н	L	HIGH-Z	D	ACTIVE
WORD READ (DQ1-DQ16)	L	L	Н	L	L	D	D	ACTIVE
WORD WRITE (DQ1-DQ16)	L	×	L	L.	L	Q	Q	ACTIVE
LOW BYTE WRITE (DQ1-DQ8)	L	X	L	L	Н	Q	HIGH-Z	ACTIVE
HIGH BYTE WRITE (DQ9-DQ16)	L	X	L	Н	L	HIGH-Z	Q	ACTIVE
OUTPUT DISABLE	L	Н	Н	Х	Х	HIGH-Z	HIGH-Z	ACTIVE
	L	X	Х	Н	Н	HIGH -Z	HIGH-Z	ACTIVE

## THERMAL IMPEDENCE (EST)18

PACKAGE	NUMBER OF PINS	POWER DISSIPATION (watts)	θJC*	θ <sub>JA</sub> * (°C/W)
SOJ	54	1.0	15	55
TSOP	54	1.0	5	65

<sup>\*</sup>The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.

# MICHON

MT5LC256K16D4 256K x 16 SRAM

#### **ABSOLUTE MAXIMUM RATINGS\***

 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information.

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.5	8.0	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Voυτ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol	_	0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	٧	1

						MAX				
DESCRIPTION	CONDITIONS	SYMBOL	VER	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ Vil.; Vcc = MAX f = MAX = 1/ ¹RC outputs open	lcc	ALL	185	165	160	155	145	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC	loni	STD	35	30	25	25	20	mA	
Current. Standby	outputs open	ISB1	Р	1.0	1.0	1.0	1.0	1.0	mA	
	$\overline{CE} \ge Vcc -0.2V$ ; $Vcc = MAX$		STD	1.0	1.0	1.0	1.0	1.0	mA	
	Vin $\leq$ Vss +0.2V or Vin $\geq$ Vcc -0.2V; f = 0	ISB2	Р	1.0	1.0	1.0	1.0	1.0	mA	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ ; $f = 1 \text{ MHz}$	Cı	5	pF	4
Output Capacitance	Vcc = 3.3V	Co	7	pF	4

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.



MT5LC256K16D4 256K x 16 SRAM

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes 5, 15) (0°C  $\leq T_{A} \leq 70^{\circ} C;$  Vcc = 3.3V  $\pm 0.3 V)$ 

DESCRIPTION		-1	12	-1	5		20	-	25	-:	35		
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle													
READ cycle time	<sup>t</sup> RC	12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>	_	12		15		20		25		35	ns	
Chip Enable access time	tACE		12		15		20		25		35	ns	
Output hold from address change	tOH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		3		5		5		5	<u> </u>	ns	7
Chip disable to output in High-Z	tHZCE		6		7		8		10		15	ns	6, 7
Chip Enable to power-up time	†PU	0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		12		15		20		25		35	ns	
Output Enable access time	†A0E		6		8		10		12		15	ns	
Output Enable to output in Low-Z	tLZ0E	0	1	0		0		0		0		ns	
Output disable to output in High-Z	†HZOE		5		6		7		10	_	12	ns	6
Byte Enable access time	<sup>t</sup> ABE		7		8		10		12	_	15	ns	_
Byte Enable to output in Low-Z	tLZBE	0		0		0		0		0		ns	
Byte Enable to output in High-Z	†HZBE	-	7		8		8		8		10	ns	
WRITE Cycle													
WRITE cycle time	†WC	12		15		20		25		35	ľ	ns	
Chip Enable to end of WRITE	tCM	8		10		12	-	15		20		ns	
Address valid to end of WRITE	¹AW	8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		ns	
Address hold from end of WRITE	tAH.	0		0		0		0		0		ns	
WRITE pulse width	tWP1	8		9		12		15		20		ns	
WRITE pulse width	tWP2	9		11		14		17		22		ns	
Data setup time	tDS.	6		7		8		10		15		ns	
Data hold time	tDH.	0		0		0		0		0		ns	
Write disable to output in Low-Z	¹LZWE	3	$\vdash$	3		5		5	-	5		ns	7
Write Enable to output in High-Z	†HZWE		5		6		8		10		15	ns	6, 7
Byte Enable to end of WRITE	tBW.	8		9		12	_	14		18		ns	- , <i>,</i>

## MICHON

MT5LC256K16D4 256K x 16 SRAM

#### **AC TEST CONDITIONS**

Input pulse le	vels	Vss to 3.0V
Input rise and	d fall times	3ns
Input timing re	eference levels	1.5V
Output refere	nce levels	1.5V
Output load .	S	ee Figures 1 and 2



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### NOTES


- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: Vih ≤ +6.0V for t ≤ tRC/2 Undershoot: Vil ≥ -2.0V for t ≤ tRC/2 Power-up: Vih ≤ +6.0V and Vcc ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE, tHZBE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.

- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = READ cycle time.
- 12. Chip enable, write enable and byte enables can initiate and terminate a WRITE cycle.
- 13. BLE and BLH determine what outputs are active during the READ cycle.
- 14. The output will be in a High-Z state if  $\overline{OE}$  is HIGH.
- 15. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data
- 16. Output enable  $(\overline{OE})$  is inactive (HIGH).
- 17. Output enable  $(\overline{OE})$  is active (LOW).
- 18. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		V	
Data Retention Current L version	$\overline{CE} \geq (Vcc - 0.2V)$ $V_{IN} \geq (Vcc - 0.2V)$ $or \leq 0.2V$ $Vcc = 2V$	ICCDR		700	μА	
Data Retention Current LP version	<u>CE</u> ≥ (Vcc -0.2V) Vcc = 2V	ICCDR		700	μА	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC		ns	4, 11


## **LOW Vcc DATA RETENTION WAVEFORM**



### READ CYCLE NO. 18, 9, 13




### **READ CYCLE NO. 27,8,10**









# **WRITE CYCLE NO. 1** 12,14 (Chip Enable Controlled)



## WRITE CYCLE NO. 27, 12, 14, 16 (Write Enable Controlled)



## **WRITE CYCLE NO. 3** 7, 12, 14, 17 (Write Enable Controlled)



DON'T CARE

W UNDEFINED

2-113

#### APPLICATION INFORMATION THERMAL CONSIDERATIONS

This section describes how to determine the junction temperature during operating conditions. It is essential that the maximum junction temperature of the 4 Meg SRAM is not exceeded. If this temperature is exceeded it is necessary to add external cooling such as forced airflow or change the operating conditions. The maximum junction temperature for Micron SRAMs is 150°C. The limiting temperature factor is not the SRAM but the mold compound which prevents reliable operating temperatures significantly about 150°C. However, it is advisable to run the part as cool as possible since reliability (FIT rates) are exponentially dependent upon junction temperature.

The calculation of the actual junction temperature begins with the power calculation and then the junction temperation calculation. Equations 1 and 2 below show how T<sub>i</sub> is determined using the ambient temperature, thermal resistance and operating power. If an airflow is introduced into a system then Equation 2 should be used with an airflow not exceeded. If this temperature is exceeded it is necessary

system then Equation 2 should be used with an airflow thermal multiplier. Specific thermal resistances are given in Micron technical note "SRAM Thermal Design Considerations" and in individual data sheets.

$$T_i = T_A + P * \theta_{1A}$$
 (1)

$$T_{i} = T_{A} + P * \theta_{iA} * \theta_{M}$$
 (2)

 $T_i$ = Junction temperature of the active portion of the silicon die (°C)

 $T_A$ = Ambient air temperature (°C) at which the device is operated

P Average power dissipation of the device (W)  $\theta_{JA}$ Junction to ambient thermal resistance ( ${}^{\circ}C/W$ )

Airflow multiplier. This value changes for different values of airflow over the part (fpm).

To solve the above equations the average operating power must be calculated. Total power has three separate components  $(P_1, P_2 \text{ and } P_3)$ .  $P_1$  is the operating power dissipated by the chip, P<sub>2</sub> is the AC output power due to the capacitive load and P3 is the DC output power due to TTL DC load current (P3 is usually negligible). For this example we have chosen P2 such that outputs are switching from a logic LOW state to a logic HIGH state which gives the worst case output AC current. A complete description of these equations and their derivation is given in Micron technical note "Design Tips: 32K x 36 SRAM."

$$P_1 = V_{CC} I_{CC}$$

$$P_2 = \frac{C_L}{T} (V_{CC} [V_{OH} - V_{OL}] - 0.5 [V_{OH}^2 - V_{OL}^2]) N_S$$

$$P_3 = (V_{CC} - V_{OH}) I_O N_H + V_{OL} I_I N_L$$

Vcc = Supply voltage Icc Supply current

= Capacitive output loading  $C_{\tau}$ 

= Clock period

 $V_{OH} =$ Output high voltage  $V_{OL}$ Output low voltage

Output current on DQ lines which are high  $I_{O}$ Input current on DO lines which are low  $N_{\text{H}}$ Number of DQ lines which are high Number of DO lines which are low.

## Table 1 EFFECTS OF AIRFLOW ON 4 MEG SRAM SOJ PACKAGES

Package	Air Flow	θ <sub>m</sub> Multiplier
PSOJ	200 fpm	0.7 - 0.75
PSOJ	500 fpm	0.55 - 0.65

#### ADDITIONAL INFORMATION

For more information on thermal considerations see Micron's technical notes, "SRAM Thermal Design Considerations" and "Design Tips: 32K x 36 SRAM." These notes explain how to calculate thermal resistance and how to improve thermal performance in much greater detail. Also available is Micron's Quality and Reliability Handbook, which gives an explanation of how thermal impedances are calculated.