

74AC174 • 74ACT174 Hex D-Type Flip-Flop with Master Reset

General Description

The AC/ACT174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features


- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- ACT174 has TTL-compatible inputs

Ordering Code:



Order Number	Package Number	Package Description
74AC174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74AC174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC174PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT174MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT174PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₅	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q ₀ -Q ₅	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The AC/ACT174 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The AC/ACT174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Truth Table

Inputs			Output
MR	CP	D	Q
L	X	X	L
H		H	H
H		L	L
H	L	X	Q


H = HIGH Voltage Level

L = LOW Voltage Level

= LOW-to-HIGH Transition

X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)			Recommended Operating Conditions						
Supply Voltage (V_{CC})	−0.5V to +7.0V		Supply Voltage (V_{CC})	2.0V to 6.0V 4.5V to 5.5V					
DC Input Diode Current (I_{IK})	$V_I = -0.5V$ $V_I = V_{CC} + 0.5V$	−20 mA +20 mA	AC ACT	0V to V_{CC} 0V to V_{CC}					
DC Input Voltage (V_I)	−0.5V to $V_{CC} + 0.5V$		Input Voltage (V_I)	0V to V_{CC}					
DC Output Diode Current (I_{OK})	$V_O = -0.5V$ $V = V_{CC} + 0.5V$	−20 mA +20 mA	Output Voltage (V_O)	0V to V_{CC}					
DC Output Voltage (V_O)	−0.5V to $V_{CC} + 0.5V$		Operating Temperature (T_A)	−40°C to +85°C					
DC Output Source or Sink Current (I_O)	$\pm 50\text{ mA}$		Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns					
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	$\pm 50\text{ mA}$		AC Devices	125 mV/ns					
Storage Temperature (T_{STG})	−65°C to +150°C		V_{IN} from 30% to 70% of V_{CC} $V_{CC} @ 3.3V, 4.5V, 5.5V$	125 mV/ns					
Junction Temperature (T_J)	140°C		Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns					
PDIP			ACT Devices						
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.									
DC Electrical Characteristics for AC									
Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ\text{C}$		Units	Conditions			
			Typ	Guaranteed Limits					
V_{IH}	Minimum HIGH Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$			
	V_{IL}	Maximum LOW Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75		0.9 1.35 1.65			
		V_{OH}	Minimum HIGH Level Output Voltage	3.0 4.5 5.5		2.99 4.49 5.49	2.9 4.4 5.4	V	$I_{OUT} = -50\text{ }\mu\text{A}$
V_{OL}			Maximum LOW Level Output Voltage	3.0 4.5 5.5		2.56 3.86 4.86	V		$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12\text{ mA}$ $I_{OH} = -24\text{ mA}$ $I_{OH} = -24\text{ mA}$ (Note 2)
	I_{IN} (Note 4)			Maximum Input Leakage Current	5.5				0.1
		I_{OLD}		Minimum Dynamic Output Current (Note 3)	5.5			0.1	V
I_{OHD}			Output Current (Note 3)	5.5		0.1			
	I_{CC} (Note 4)		Maximum Quiescent Supply Current	5.5		75	mA	$V_{IN} = V_{CC}$ or GND	
		I_{OHD}	Output Current (Note 3)	5.5		−75		mA	$V_{OHD} = 1.65\text{V Max}$ $V_{OHD} = 3.85\text{V Min}$
I_{CC} (Note 4)			Maximum Quiescent Supply Current	5.5		4.0			μA
	Note 2: All outputs loaded; thresholds on input associated with output under test.								
	Note 3: Maximum test duration 2.0 ms, one output loaded at a time.								
Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .									

DC Electrical Characteristics for ACT

Symbol	Parameter	V_{CC}	$T_A = +25^\circ C$		$T_A = -40^\circ C \text{ to } +85^\circ C$	Units	Conditions
		(V)	Typ	Guaranteed Limits			
V_{IH}	Minimum HIGH Level Input Voltage	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	2.0	2.0		
V_{IL}	Maximum LOW Level Input Voltage	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	0.8	0.8		
V_{OH}	Minimum HIGH Level Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 mA$ $I_{OH} = -24 mA \text{ (Note 5)}$
		5.5	5.49	5.4	5.4		
		4.5 5.5		3.86 4.86	3.76 4.76		
V_{OL}	Maximum LOW Level Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 mA$ $I_{OL} = 24 mA \text{ (Note 5)}$
		5.5	0.001	0.1	0.1		
		4.5 5.5		0.36 0.36	0.44 0.44		
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I_{CCT}	Maximum I_{CC}/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I_{OLD}	Minimum Dynamic Output Current (Note 6)	5.5			75	mA	$V_{OLD} = 1.65V \text{ Max}$
I_{OHD}		5.5			-75	mA	$V_{OHD} = 3.85V \text{ Min}$
I_{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol	Parameter	V_{CC} (V) (Note 7)	$T_A = +25^\circ C$ $C_L = 50 pF$			$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 pF$		Units
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	3.3	90	100		70		MHz
		5.0	100	125		100		
t_{PLH}	Propagation Delay CP to Q_n	3.3	2.0	9.0	11.5	1.5	12.5	ns
		5.0	1.5	6.0	8.5	1.0	9.5	
t_{PHL}	Propagation Delay CP to Q_n	3.3	2.0	8.5	11.0	1.5	12.0	ns
		5.0	1.5	6.0	8.0	1.0	9.0	
t_{PHL}	Propagation Delay MR to Q_n	3.3	2.5	9.0	11.5	2.0	12.5	ns
		5.0	1.5	7.0	9.0	1.5	10.5	

Note 7: Voltage Range 3.3 is $3.3V \pm 0.3V$

Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Operating Requirements for AC

Symbol	Parameter	V_{CC} (V) (Note 8)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$		Units
			Typ	Guaranteed Minimum			
t_S	Setup Time, HIGH or LOW D_n to CP	3.3	2.5	6.5	7.0	5.5	ns
		5.0	2.0	5.0	5.5	3.0	
t_H	Hold Time, HIGH or LOW D_n to CP	3.3	1.0	3.0	3.0	3.0	ns
		5.0	0.5	3.0	3.0	3.0	
t_W	\overline{MR} Pulse Width, LOW	3.3	1.0	5.5	7.0	5.0	ns
		5.0	1.0	5.0	5.0	5.0	
t_W	CP Pulse Width	3.3	1.0	5.5	7.0	5.0	ns
		5.0	1.0	5.0	5.0	5.0	
t_{REC}	Recovery Time MR to CP	3.3	0	2.5	2.5	2.0	ns
		5.0	0	2.0	2.0	2.0	

Note 8: Voltage Range 3.3 is $3.3V \pm 0.3V$

Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Electrical Characteristics for ACT

Symbol	Parameter	V_{CC} (V) (Note 9)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$		Units
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	5.0	165	200		140		MHz
t_{PLH}	Propagation Delay CP to Q_n	5.0	1.5	7.0	10.5	1.5	11.5	ns
t_{PHL}	Propagation Delay CP to Q_n	5.0	1.5	7.0	10.5	1.5	11.5	ns
t_{PHL}	Propagation Delay MR to Q_n	5.0	1.5	6.5	9.5	1.5	11.0	ns

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$


AC Operating Requirements for ACT

Symbol	Parameter	V_{CC} (V) (Note 10)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$		Units
			Typ	Guaranteed Minimum			
t_S	Setup Time, HIGH or LOW D_n to CP	5.0	0.5	1.5	1.5	1.5	ns
t_H	Hold Time, HIGH or LOW D_n to CP	5.0	1.0	2.0	2.0	2.0	ns
t_W	\overline{MR} Pulse Width, LOW	5.0	1.5	3.0	3.5	3.5	ns
t_W	CP Pulse Width, HIGH or LOW	5.0	1.5	3.0	3.5	3.5	ns
t_{rec}	Recovery Time MR to CP	5.0	-1.0	0.5	0.5	0.5	ns

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$



Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
C_{PD}	Power Dissipation Capacitance	85.0	pF	$V_{CC} = 5.0V$


Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
Package Number M16A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS




NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.


M16DRevB1

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
 Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com