



Description

The GM76C8128A/AL/ALL is a 1,084,576 bits static random access memory organized as 131,072 words by 8 bits. Using a 0.8um advanced CMOS technology, it provides high speed operation with minimum cycle time of 70/85/100ns. The device is placed in a low power standby mode with $\overline{CS1}$ high or CS2 low and the output enable (\overline{OE}) allows fast memory access. Thus it is suitable for high speed and low power applications, especially where battery back-up is required.

The GM76C8128A/AL/ALL is offered in a 32-pin DIP (600mil), SOP (525 mil) and TSOP I (0820).


Features

- High Speed: Fast Access and Cycle Time 70/85/100ns Max.
- Low Power Standby and Low Power Operation.
Standby: 5.5mW Max.
Standby: 0.55mW Max. (Low Power Version)
Standby: 0.275mW Max (Low Low Power Version)
Operation: 385mW (Max)
- Completely Static RAM: No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Capability of Battery Back up Operation
- Single +5V Operation ($\pm 10\%$)
- Standard 32 DIP, SOP and TSOP I

Pin Description


Pin	Function
A0 ~ A16	Address Inputs
\overline{WE}	Write Enable Input
$\overline{CS1}$, CS2	Chip Select Input
\overline{OE}	Output Enable Input
I/O0 ~ I/O7	Data Inputs/Outputs
Vcc	Power Supply (+5V)
Vss	Ground
NC	No Connection

Pin Configuration



(Top View)

Block Diagram



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature under Bias	0 ~ 70	°C
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{SOL}	Soldering Temperature and Time	260, 10 (at lead)	°C, S
V _{CC}	Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.0	W

*: -3.0V at pulse width 50ns Max.

Recommended Operating Conditions (T_A = 0 ~ 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DR}	Data Retention Supply Voltage	2.0	—	5.5	V

Truth Table

$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	A1 to A16	DATA I/O	Mode
L	H	L	H	stable	Output Data	Read
L	H	X	L	stable	Input Data	Write
L	H	H	H	stable	Hi-Z	Output Disable
H	X	X	X	—	Hi-Z	Standby
X	L	X	X	—	Hi-Z	

Note: X means don't care

DC Electrical Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{i(L)}$	Input Leakage Current	$V_{IN} = 0$ to V_{CC}	-1	—	+1	μA
$I_{o(L)}$	Output Leakage Current	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ $\overline{OE} = V_{IH}$, $V_{SS} \leq V_{OUT} \leq V_{CC}$	-1	—	+1	μA
I_{OH}	High Level Output Current	$V_{OH} = 2.4V$	-1.0	—	—	mA
I_{OL}	Low Level Output Current	$V_{OL} = 0.4V$	—	—	2.1	mA
I_{CC}	Operating Supply Current	$\overline{CS1} = V_{IL}$ or $CS2 = V_{IH}$ $V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0mA$	—	—	45	mA
I_{CC1}	Average Operating Current	$\overline{CS1} = V_{IL}$ and $CS2 = V_{IH}$ $V_{IN} = V_{IH}/V_{IL}$ $I_{OUT} = 0mA$ $t_{cycle} = \text{Min. cycle}$	—	—	70	mA
I_{CC2}		$\overline{CS1} = 0.2V$, $CS2 = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V / 0.2V$ $I_{OUT} = 0mA$ $t_{cycle} = 1\mu s$	—	—	45	mA
I_{CCS1}	Standby Current	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	—	—	3	mA
I_{CCS2}		$\overline{CS1} = V_{CC} - 0.2V$, $CS2 = 0.2V$ GM76C8128A	—	—	1	mA
		GM76C8128AL	—	2*	100	μA
		GM76C8128ALL	—	2*	50	μA

*TYP. Values are measured at $25^\circ C$, $V_{CC} = 5V$

AC Operating Characteristics ($V_{CC}=5V \pm 10\%$, $T_A=0 \sim 70^\circ C$)

Read Cycle

Symbol	Parameter	GM76C8128A-70		GM76C8128A-85		GM76C8128A-10		Unit
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read Cycle Time	70	—	85	—	100	—	ns
t _{AA}	Address Access Time	—	70	—	85	—	100	ns
t _{ACS1}	Chip Select 1 Access Time	—	70	—	85	—	100	ns
t _{ACS2}	Chip Select 2 Access Time	—	70	—	85	—	100	ns
t _{OE}	Output Enable Access Time	—	35	—	45	—	50	ns
t _{CHZ1}	Chip Select 1 Output Setup Time	5	—	10	—	10	—	ns
t _{CHZ1}	Chip Select 1 Output Floating	—	25	—	30	—	35	ns
t _{CLZ2}	Chip Select 2 Output Setup Time	5	—	10	—	10	—	ns
t _{CHZ2}	Chip Select 2 Output Floating	—	25	—	30	—	35	ns
t _{OLZ}	Output Enable Output Setup Time	0	—	0	—	0	—	ns
t _{OHZ}	Output Enable Output Floating Time	—	25	—	30	—	35	ns
t _{OH}	Output Hold Time	10	—	10	—	10	—	ns

Write Cycle


Symbol	Parameter	GM76C8128A-70		GM76C8128A-85		GM76C8128A-10		Unit
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write Cycle Time	70	—	85	—	100	—	ns
t _{CW1}	Chip Select Time 1	65	—	75	—	80	—	ns
t _{CW2}	Chip Select Time 2	65	—	75	—	80	—	ns
t _{AW}	Address Enable Time	60	—	70	—	80	—	ns
t _{AS}	Address Setup Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	50	—	60	—	60	—	ns
t _{WR}	Address Hold Time	0	—	0	—	0	—	ns
t _{DW}	Input Data Setup Time	30	—	35	—	40	—	ns
t _{DH}	Input Data Hold Time	0	—	0	—	0	—	ns
t _{WHZ}	R/W Output Floating	—	25	—	30	—	35	ns
t _{OW}	R/W Output Setup Time	0	—	0	—	0	—	ns

AC TEST CONDITIONS


- Output load: 100pF + 1TTL Gate
- Input pulse level: 0.6V to 2.4V
- Input and output timing reference levels 1.5V.
- $t_r = t_f = 5ns$

TIMING WAVEFORMS


Read Cycle (Note 1)




Write Cycle(1) (WE Controlled) (Notes 2,3,4)



Write Cycle (2) ($\overline{CS1}$ Controlled) (Note 4)



Write Cycle (3) (CS2 Controlled) (Note 4)



NOTES:

1. \overline{WE} is High for Read Cycle.
2. Assuming that $\overline{CS1}$ Low transition or CS2 High transition occurs coincident with or after \overline{WE} Low transition. Outputs remain in a high impedance state.
3. Assuming that $\overline{CS1}$ High transition or CS2 Low transition occurs coincident with or prior to \overline{WE} High transition. Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is high for write cycle. Outputs are in a high impedance state during this period.

Capacitance: ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min	Max	Unit
C_{IN}	Input Capacitance	$V_I = 0V$	—	8	pF
C_{OUT}	Input Capacitance	$V_O = 0V$	—	8	pF


Note: This parameter is sampled and not 100% tested.

Data Retention Characteristics ($T_A = 0 \sim 70^\circ\text{C}$)


Symbol	Parameter		Min	Typ	Max	Unit
V_{CCR}	Data Retention Supply Voltage		2.0	—	5.5	V
I_{CCR}	Data Retention Current	$V_{CC} = 3.0V$	L	—	1	μA
			LL	—	1	
t_{CDR}	Chip Select to Data Retention Time		0	—	—	ns
t_R	Operation Recovery Time		5	—	—	ns

* $20\mu\text{A}$ max at $T_A = 0 \sim 40^\circ\text{C}$...

• Low V_{CC} Data Retention Mode: (1) $\overline{CS1}$ Controlled



• Low V_{CC} Data Retention Mode: (2) $\overline{CS2}$ Controlled




Note: In Data Retention Mode, $\overline{CS2}$ controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and D_{IN} buffer. If $\overline{CS2}$ controls data retention mode, V_{IN} for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, $\overline{CS2}$ must satisfy either $\overline{CS2} \geq V_{CC} - 0.2V$ or $\overline{CS2} \leq 0.2V$. The other input levels (Address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.


Package Dimensions

Unit: inches (mm)

32 DIP



32 SOP



32 TSOP I

Unit: inches (mm)

