SN74LVC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS287B - JANUARY 1993 - REVISED JULY 1995

- EPIC ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

D. DB. OR PW PACKAGE (TOP VIEW) 1CLR Vcc 1D [2 3 12 | 2D

13 2 2 CLR 1CLK [1PRE [] 4 11 2CLK 1Q 5 10 2PRE 1Q 6 9 🛮 2Q 2Q GND [8 **|**|

description

This dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC74 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS				OUTPUTS		
PRE	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
Н	L	X	Χ	L	Н	
L	L	X	Χ	H [†]	H [†]	
Н	Н	\uparrow	Н	Н	L	
Н	Н	\uparrow	L	L	Н	
Н	Н	L	Χ	Q_0	\overline{Q}_0	

[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



SN74LVC74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH CLEAR AND PRESET


SCAS287B - JANUARY 1993 - REVISED JULY 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} –0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)
Output voltage range, V_O (see Notes 1 and 2)
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)
Continuous output current, I_O ($V_O = 0$ to V_{CC})
Continuous current through V _{CC} or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): D package
DB or PW package 0.5 W
Storage temperature range, T _{stq} –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCAS287B - JANUARY 1993 - REVISED JULY 1995

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply voltage	Operating	2	3.6	V	
Vcc	Su pp iy voltage	Data retention only	1.5		V	
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
VI	Input voltage		0	5.5	V	
۷o	Output voltage		0	VCC	V	
la	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA	
ЮН		V _{CC} = 3 V		-24	IIIA	
1	Low lovel output ourrent	$V_{CC} = 2.7 \text{ V}$		12	0	
IOL	Low-level output current	V _{CC} = 3 V		24	mA	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc} †	MIN TYP‡	MAX	UNIT	
\/	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V _{CC} -0.2			
	IOH = - 12 mA	2.7 V	2.2		V	
VOH	10H = - 12 111A	3 V	2.4		v	
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			
	$I_{OL} = 100 \mu\text{A}$	MIN to MAX		0.2		
VOL	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	V	
	I _{OL} = 24 mA	3 V		0.55		
lį	$V_I = 5.5 \text{ V or GND}$	3.6 V		±5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ	
∆ICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μΑ	
C _i	$V_I = V_{CC}$ or GND	3.3 V	5		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	100	0	83	MHz
t _W	Pulse duration	PRE or CLR low	4		5		ns
	ruise duration	CLK high or low	5		6		1115
t _{su}	Octor times before OLKA	Data	3		4		
	Setup time before CLK↑ PRE or CLR inactive		2		3		ns
th	Hold time, data after CLK↑		1		2		ns



[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SN74LVC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS287B - JANUARY 1993 - REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		(001701)	MIN	MAX	MIN	MAX	
f _{max}			100		83		MHz
^t pd	CLK	Q or $\overline{\mathbb{Q}}$	1	6.5		7	ns
	PRE or CLR		1	8		9	115
t _{sk(o)} †				1			ns


[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CO	TYP	UNIT	
C _{pd}	Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF},$	f = 10 MHz	27	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated