
8K x 9 Bit Fast Static RAM

The MCM6265 is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.


This device meets JEDEC standards for functionality and pinout, and is available in plastic dual-in-line and plastic small-outline J-leaded packages.


- Single 5 V ±10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, 25 and 35 ns.
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 110 -140 mA Maximum ac
- Fully TTL-Compatible Three-State Output

BLOCK DIAGRAM



MCM6265





	PIN NAMES
A0A12	Address Input
DQ0-DQ8	Data Input/Data Output
W	Write Enable
G	Output Enable
Ē1, E2	Chip Enable
V _{CC}	Power Supply (+ 5 V)
V _{\$8}	Ground

5

MCM6265

TRUTH TABLE (X = don't care)

E1	E2	Ĝ	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	×	Not Selected	ISB1, ISB2	High-Z	-
x	L	х	х	Not Selected	ISB1, ISB2	High-Z	_
L	н	н	н	Output Disabled	ICCA	High-Z	-
L	н	L	н	Read	ICCA	Dout	Read Cycle
L	н	x	L	Write	ICCA	High-Z	Write Cycle

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute

is maintained.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0 V	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature — Plastic	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2		V _{CC} + 0.3*	٧
Input Low Voltage	ViL	- 0.5**	_	0.8	٧

 $\begin{array}{l} \hline v_{H} \left(max \right) = V_{CC} + 0.3 \ V \ dc; \ V_{IH} \left(max \right) = V_{CC} + 2.0 \ V \ ac \left(pulse \ width \le 20 \ ns \right) \\ \hline v_{IL} \left(min \right) = -0.5 \ V \ dc; \ V_{IL} \left(min \right) = -2.0 \ V \ ac \left(pulse \ width \le 20 \ ns \right) \\ \hline \end{array}$

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)	llkg(l)		±1	μA
Output Leakage Current (E = V _{IH} or G = V _{IH} , V _{out} = 0 to V _{CC})	lkg(O)		±1	μA
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4		٧

POWER SUPPLY CURRENTS

Parameter	Symbol	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA_	140	130	100	110	mA
AC Standby Current (E1 = V _{IH} or E2 = V _{IL} , V _{CC} = Max, f = f _{max})	I _{SB1}	40	35	30	30	mA
Standby Current ($\overline{E1} \ge V_{CC} - 0.2 \text{ V or } E2 \le V_{SS} + 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	I _{SB2}	20	20	20	20	mA

ხ

$\textbf{CAPACITANCE} \ (f = 1 \ \text{MHz}, \ dV = 3 \ \text{V}, \ T_{\mbox{\scriptsize A}} = 25 \ ^{\circ}\mbox{C}, \ \mbox{Periodically sampled rather than 100% tested)}$

Characteristic	Symbol	Max	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E1, E2, G, W)	C _{in}	6	pF
Output Capacitance	Cout	7	ρF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5 V ± 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V Input Pulse Levels 0 to 3 V Input Rise/Fall Time 5 ns	
input hise/rail filline 5 ns	


READ CYCLE (See Notes 1 and 2)

	Syn	nbol	-	12	- 15		- 25		- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	^t AVAV	^t RC	15	-	20		25	=	35	 	ns	3
Address Access Time	¹AVQV	IAA	 -	15	_	20	_	25	1=	35	ns	⊢
Enable Access Time	†ELQV	tACS	1=	15	_	20	_	25	_	35	ns	4
Output Enable Access Time	^t GLQV	^I OE	 -	8		10	_	12	Η_	12	ns	├
Output Hold from Address Change	†AXQX	tОН	4	_	4	_	4	_	4	_	ns	┼──
Enable Low to Output Active	†ELQX	†CLZ	4	=	4	_	4	-	4	 _ 	ns	5.6.7
Output Enable Low to Output Active	tGLQX	toLZ	0	-	0	_	0	 	0	=	ns	5,6,7
Enable High to Output High-Z	IEHQZ	t _{CHZ}	0	8	0	9	0	10	0	11	ns	5,6,7
Output Enable High to Output High-Z	[†] GHQZ	tonz	0	7	0	8	0	10	0	10	ns	5,6,7
Power Up Time	1ELICCH	tpu	0		0	-	0		0		ns	
Power Down Time	†EHICCL	tPD		15	_	20		25	Ė	35	ns	-


NOTES:

- W is high for read cycle.
- 2. $\overline{\text{E1}}$ and $\overline{\text{E2}}$ are represented by $\overline{\text{E}}$ in this data sheet. $\overline{\text{E2}}$ is of opposite polarity to $\overline{\text{E}}$.
- All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- 5. At any given voltage and temperature, teHQZ max < teLQX min, and tGHQZ max < tGLQX min, both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4)



AC TEST LOADS




Figure 1A

۵ 255 Ω (INCLUDING SCOPE AND JIG) Figure 18

TIMING PARAMETER ABBREVIATIONS

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

- H = transition to high L = transition to low V = transition to valid

- X = transition to invalid or don't care Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device output will be valid no later than that time.

WRITE CYCLE (W Controlled) (See Notes 1, 2, and 3)


	Sym	lod	-	15	- 20		- 25		- 35			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15		20	_	25	_	35	_	ns	4
Address Setup Time	†AVWL	†AS	0	_	0	_	0	_	0	-	ns	
Address Valid to End of Write	IAVWH	†AW	12	-	15	_	17		20	<u> </u>	ns	
Write Pulse Width	twlwh-	twp	12	_	15	-	17	_	20	-	ns	
Write Pulse Width, High (Output Enable devices)	twlwh.	twp	10	_	12	-	15		17	-	ns	5
Data Valid to End of Write	tDVWH	tow	7	l —	8	_	10	_	12	<u> </u>	ns	
Data Hold Time	twhdx	¹ DH	0	-	0	-	0		0	-	ns	
Write Low to Output High-Z	fwloz	tw2	0	7	0	8	0	10	0	12	ns	6,7,8
Write High to Output Active	twhax	low	4	_	4		4		4	_	ns	6,7,8
Write Recovery Time	twhax	twr	0	_	0		0		0		ns	

WRITE CYCLE (E Controlled) (See Notes 1 and 2)


	Sym	lode	-	- 15		- 20		- 25		- 35		
Parameter	Std	Ait	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	15	-	20	_	25	-	35	-	ns	4
Address Setup Time	† AV EL	^t AS	0	_	0	_	0	-	0	_	ns	
Address Valid to End of Write	†AVEH	†AW	12		15	-	20	_	25	-	ns	
Enable to End of Write	teleh-	tcw	10	-	12	-	15	-	25	-	ns	9,10
Data Valid to End of Write	†DVEH	¹ DW	7	Γ-	8	_	10		15	T-	ns	
Data Hold Time	lEHDX	t _{DH}	0	_	0		0	-	0	_	ns	
Write Recovery Time	†EHAX	twn	0	_	0		0	 	0	-	ns	

NOTES:

- A write occurs during the overlap of \(\overline{E}\) low and \(\overline{W}\) low.
 \(\overline{E}\) and E2 are represented by \(\overline{E}\) in this data sheet. E2 is of opposite polarity to \(\overline{E}\).
- 3. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. If $\overline{G} \ge V_{1H}$, the output will remain in a high-impedance state.
- 6. At any given voltage and temperature, IWLQZ max < tWHQX min, both for a given device and from device to device.
- 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.
- If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers—MCM6265P15

MCM6265P20 MCM6265P25 MCM6265NJ15 MCM6265NJ20 MCM6265NJ25

MCM6265NJ15R2 MCM6265NJ20R2 MCM6265NJ25R2