



MSM832 - 020/025/35

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Issue 4.3: Nov 1998

Description

The MSM832 is a high speed Static RAM organised as 32K x 8 available with access times of 20 25 or 35 ns. The device is available in four ceramic package options including the high denisty VIL™ package. It features completely static operation with a low power standby mode and is 3.0V battery back-up compatible. It is directly TTL compatible and has common data inputs and outputs.


The device may be screened in accordance with MIL-STD-883.

32,768 x 8 CMOS High Speed Static RAM

Features

- Fast Access Times of 20/25/35 ns.
- JEDEC Standard footprint.
- Operating Power 908 mW (max)
- Low Power Standby 11 mW (max) -L version.
- · Low Voltage Data Retention.
- Directly TTL compatible.
- Completely Static Operation.


Block Diagram




Package Details

Pin Count	Description Pac	kage
32	J-Leaded Chip Carrier (JLCC)	J
28	0.1" Vertical-in-LIne (VIL™)	V
28	0.3" Dual-in-line (SKINNY DIP)	Т
32	Leadless Chip Carrier (LCC)	W

Pin Definitions





Pin Functions

A0-A14	Address inputs
_	•
D0-7	Data Input/Output
cs	Chip Select
ŌĒ	Output Enable
WE	Write Enable
V _{cc} GND	Power(+5V)
GND	Ground

Type

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)

Voltage on any pin relative to V $_{\rm SS}$ $^{(2)}$ V $_{\rm T}$ -0.5V to +7 V Power Dissipation P $_{\rm T}$ 1 W Storage Temperature T $_{\rm STG}$ -65 to +150 $^{\circ}{\rm C}$

Notes: (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: -3.0V for less than 10ns.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max	Unit			
Supply Voltage	V _{cc}	4.5	5.0	5.5	V			
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	V _{cc} +0.5	V			
Input Low Voltage	$V_{_{\rm IL}}$	-0.5	-	8.0	V			
Operating Temperature	T_{A}	0	-	70	°C			
	T_AL	-40	-	85	°C(Suffix I)			
	T_AM	-55	-	125	°C (Suffix M, MB)			

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55$ °C to $+125$ °C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
Input Leakage Current	I _{LI}	V_{IN} =0 V to V_{CC}	-2	-	2	μΑ			
Output Leakage Current	I_{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ ,V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}} \text{ ,W} \overline{\text{E}} = \text{V}_{\text{IL}}$	-2	-	2	μΑ			
Average Supply Current	I_{cc}	$\overline{\text{CS}}=\text{V}_{\text{IL}},\text{I}_{\text{I/O}}=\text{0mA},$ Min. Cycle, Duty=100%	-	-	165	mA			
Standby Supply Current	I _{SB1}	CS=V _{IH} ,Min Cycle.	-	-	40	mA			
-L Versior	ı I _{SB2}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, 0.2 \text{V} \ge \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	-	-	2	mA			
Output Voltage	V_{OL}	$I_{OL} = 8.0 \text{ mA}$	-	-	0.4	V			
	V_{OH}	I _{OH} = -4.0 mA	2.4	-	-	V			

Capacitance $(V_{CC}=5V\pm10\%, T_A=25^{\circ}C)$									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
Input Capacitance	C_{IN}	V _{IN} = 0V	-	-	7	pF			
I/O Capacitance	C_{VO}	$V_{I/O} = 0V$	-	-	8	pF			

Note: This parameter is not 100% tested.

Operating Modes

The table below shows the logic inputs required to control the MSM832 SRAM.


Mode	CS	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	_{SB1} , _{SB2}	High Z	PowerDown
OutputDisable	0	1	1	I _{cc}	High Z	
Read	0	0	1	I _{cc}	D _{OUT}	Read Cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$

Low V _{cc} Data Retention Characteristics - L Version Only (T _A =-55°C to +125°C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V _{cc} for Data Retention	$V_{_{\mathrm{DR}}}$	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, \text{V}_{\text{IN}} \ge 0 \text{V}$	2.0	-	5.5	V			
Data Retention Current -L Version	I _{CCDR2}	$V_{CC} = 2.0V, \overline{CS} \ge V_{CC} - 0.2V, V_{IN} \ge 0V$	' -	-	300	μΑ			
Chip Deselect to Data Retention Time	$t_{\scriptscriptstyleCDR}$	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t_R	See Retention Waveform	$t_{RC}^{(1)}$	-	-	ns			
Notes (1) $t_{RC} = Read Cycle Time$									

AC Test Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 3ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * $V_{cc} = 5V \pm 10\%$




Output Load

ACOPERATING CONDITIONS


Read Cycle								
		2	20	2	25	3	35	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select Access Time	$t_{\scriptscriptstyleACS}$	-	20	-	25	-	35	ns
Output Enable to Output Valid	$t_{_{\rm OE}}$	-	9	-	12	-	15	ns
Output Hold from Address Change	t_{OH}	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	6	-	6	-	6	-	ns
Output Enable to Output in Low Z	$t_{_{ m OLZ}}$	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z ⁽³⁾	t _{CHZ}	0	9	0	12	0	15	ns
Output Disable to Output in High $Z^{\scriptscriptstyle{(3)}}$	t_{OHZ}	0	9	0	12	0	15	ns

Write Cycle								
		2	20	2	25		35	
Parameter	Symbol	min.	max	min.	max	min	max	Unit
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Selection to End of Write	$t_{_{\mathrm{CW}}}$	15	-	20	-	30	-	ns
Address Valid to End of Write	t_{AW}	15	-	20	-	30	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	15	-	15	-	20	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Write to Output in High Z	\mathbf{t}_{WHZ}	0	15	0	15	0	18	ns
Data to Write Time Overlap	$t_{_{\mathrm{DW}}}$	15	-	20	-	20	-	ns
Data Hold from Write Time	t_{\scriptscriptstyleDH}	0	-	0	-	0	-	ns
Output Active from End of Write	t_{ow}	5	-	5	-	5	-	ns

Read Cycle 1 Timing Waveform (1)




Read Cycle 2 Timing Waveform (1) (2) (4)




Notes: (1) WE is High for Read Cycle.

- (2) Device is continuously selected, $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (4) OE=V_{||}.


Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



Data Retention Waveform




AC Write Characteristics Notes


- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. $(\overline{OE}=V_{\parallel})$
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

PACKAGE DETAILS dimensions in mm (inches)


32 pin J-Leaded Chip Carrier - 'J' Package




28 pin 0.3" Dual-in-Line (SKINNY)



28 pin 0.1" Vertical-In-Line (VIL) - 'V' Package



32 pad Leadless Chip Carrier (LCC) - 'W' Package



Minimum Order Product - Consult Factory for details


SCREENING

Military Screening Procedure

 $\textbf{The Component Screening Flow} \ for \ high \ reliability \ parts \ in \ accordance \ with \ Mil-883 \ method \ 5004 \ is \ shown \ below:$

MB COMPONENT SCREENING FLOW							
SCREEN	TESTMETHOD	LEVEL					
Visual and Mechanical							
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100% 100% 100% 100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Functional	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Switching (ac)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%					
Hermeticity	1014						
Fine Gross	Condition A Condition C	100% 100%					
External Visual	2009 Per vendor or customer specification	100%					

ORDERING INFORMATION



Although this data is believed to be accurate, the information contained herein is not intended to, and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices, or systems without the express written approval of a company director.