

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change

## MITSUBISHI LSIs M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### DESCRIPTION

The M5M5408 is 4194304-bit CMOS static RAM organized as 524288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology.

The use of thin film transistor (TFT) load cells and CMOS periphery results in a high density and low power static RAM. The M5M5408 is designed for memory applications where the high performance, high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408 is offered in a 32-pin plastic small outline package (SOP) and a 32-pin thin small outline package (TSOP), providing high board level packing densities. Two types of TSOP packages are available, M5M5408TP(normal lead bend type package) and M5M5408RT(reverse lead bend type package). Using both two types makes it easy to design a printed circuit board.

### FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5408FP, TP, RT- 85VL M5M5408FP, TP, RT- 10VL	85ns 100ns	3mA (1MHz)	60µA (V <sub>CC</sub> =3.6V)
M5M5408FP, TP, RT- 85VLL M5M5408FP, TP, RT- 10VLL	85ns 100ns		12µA (V <sub>CC</sub> =3.6V) 0.4µA (V <sub>CC</sub> =3V, typ)


- Single +3.3V power supply
- No clocks, No refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion and power down by  $\bar{S}$
- Data retention supply voltage=2.0V to 3.6V
- Three-state outputs : OR-tie capability
- $\bar{OE}$  prevents data contention in the I/O bus
- Common data I/O
- Small stand-by current .....0.4µA(typ.)
- Package

M5M5408FP : 32 pin 525 mil SOP  
M5M5408TP : 32 pin 400 mil TSOP(II)  
M5M5408RT : 32 pin 400 mil TSOP(II)


### APPLICATION

Small capacity memory units, IC card, Battery operating system, Asynchronous server system

### PIN CONFIGURATION (TOP VIEW)



Outline 32P2M-A(FP)  
32P3Y-H(TP)



Outline 32P3Y-J

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**MITSUBISHI LSIs**  
**M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL**

**4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM**

**FUNCTION**

The operation mode of the M5M5408 is determined by a combination of the device control inputs  $\bar{S}$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}$  or  $\bar{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the

write cycle is eliminated.


A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state ( $\bar{S}=L$ ).

When setting  $\bar{S}$  at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	$I_{CC}$
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	D IN	Active
L	H	L	Read	D OUT	Active
L	H	H		High-impedance	Active

**BLOCK DIAGRAM**



6249825 0027947 151



# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs

## M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	- 0.3~7	V
V <sub>I</sub>	Input voltage		- 0.3*~V <sub>CC</sub> + 0.3	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>S</sub>	Power dissipation	T <sub>a</sub> = 25°C	700	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		- 65~150	°C

\* - 3.0V in case of AC(Pulse width ≤ 30ns)

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 3.3V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Low-level input voltage		- 0.3*		0.6	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA I <sub>OH</sub> = -0.1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = 0~V <sub>CC</sub>			±1	μA
I <sub>O</sub>	Output leakage current	$\bar{S}=V_{IH}, \bar{O}E=V_{IH}, V_{IO}=0\sim V_{CC}$			±1	μA
I <sub>CC1</sub>	Active supply current (AC, MOS level)	$\bar{S}\leq 0.2V$ Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ Output-open (duty 100%)	Minimum cycle 1MHz	20 1.5	30 3	mA
I <sub>CC2</sub>	Active supply current (AC, TTL level)	$\bar{S}=V_{IL}, \bar{W}=V_{IH}$ Other inputs = V <sub>IH</sub> or V <sub>IL</sub> Output-open(duty 100%)	Minimum cycle 1MHz	20 1.5	30 3	mA
I <sub>CC3</sub>	Stand-by supply current	$\bar{S}\geq V_{CC} - 0.2V$ other inputs = 0~V <sub>CC</sub>	FP, TP, RT-VL		60	μA
I <sub>CC4</sub>	Stand-by supply current	$\bar{S}=V_{IH}$ , other inputs=0~V <sub>CC</sub>	FP, TP, RT-VLL	0.4	12	μA
					0.33	mA

\* - 3.0V in case of AC(Pulse width ≤ 30ns)

### CAPACITANCE (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 3.3V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance (T <sub>a</sub> =25°C)	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz			6	pF
C <sub>O</sub>	Output capacitance (T <sub>a</sub> =25°C)	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz			8	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

2: Typical value is V<sub>CC</sub>=3.3V, T<sub>a</sub> = 25°C

6249825 0027948 098

**PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL****4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM****SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$ , unless otherwise noted)**READ CYCLE**

Symbol	Parameter	Limits				Unit
		M5M5408-85VL, -85VLL		M5M5408-10VL, -10VLL		
		Min	Max	Min	Max	
$t_{CR}$	Read cycle time	85		100		ns
$t_a$ (A)	Address access time		85		100	ns
$t_a$ (S)	Chip select access time		85		100	ns
$t_a$ (OE)	Output enable access time		45		50	ns
$t_{dis}$ (S)	Output disable time after $\bar{S}$ high		30		35	ns
$t_{dis}$ (OE)	Output disable time after $\bar{OE}$ high		30		35	ns
$t_{en}$ (S)	Output enable time after $\bar{S}$ low	10		10		ns
$t_{en}$ (OE)	Output enable time after $\bar{OE}$ low	5		5		ns
$t_v$ (A)	Data valid time after address	10		10		ns

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$ , unless otherwise noted)**WRITE CYCLE**

Symbol	Parameter	Limits				Unit
		M5M5408-85VL, -85VLL		M5M5408-10VL, -10VLL		
		Min	Max	Min	Max	
$t_{CW}$	Write cycle time	85		100		ns
$t_w$ (W)	Write pulse width	55		60		ns
$t_{su}$ (A)	Address set up time	0		0		ns
$t_{su}$ (A-WH)	Address set up time with respect to W high	70		80		ns
$t_{su}$ (S)	Chip select set up time	70		80		ns
$t_{su}$ (D)	Data set up time	35		35		ns
$t_h$ (D)	Data hold time	0		0		ns
$t_{rec}$ (W)	Write recovery time	0		0		ns
$t_{dis}$ (W)	Output disable time after W low		30		35	ns
$t_{dis}$ (OE)	Output disable time after $\bar{OE}$ high		30		35	ns
$t_{en}$ (W)	Output enable time after W high	5		5		ns
$t_{en}$ (OE)	Output enable time after $\bar{OE}$ low	5		5		ns

**PRELIMINARY**


Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs  
**M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL**


4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

**TIMING DIAGRAMS**

**Read cycle**



**Write cycle (W control mode)**



6249825 0027950 746



**PRELIMINARY**


Notice: This is not a final specification  
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL**

**4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM**

**Write cycle ( $\bar{S}$  control mode)**



**Note 3 : Test condition**

- Input pulse..... $V_{IH}=2.2V, V_{IL}=0.4V$
- Input rise time and fall time... 5ns
- Reference level..... $V_{OH}=V_{OL}=1.5V$
- Output loads..... Fig. 1,  $C_L=30pF$   
 $C_L=5pF$  (for  $t_{en}, t_{dis}$ )  
 Transition is measured  $\pm 500mV$  from  
 steady state voltage. (for  $t_{en}, t_{dis}$ )




Fig.1 Output load

**Note 4 : Hatching indicates the state is "don't care".**

- 5 : A Write occurs during the overlap of a low  $\bar{S}$  and a low  $\bar{W}$ .
- 6 : If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ , the output remains in the high impedance state.
- 7 : Don't apply inverted phase signal externally when DQ pin is in output mode.

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs  
**M5M5408FP, TP, RT-85VL, -10VL, -85VLL, -10VLL**

**4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM**

**POWER DOWN CHARACTERISTICS**

**(1) ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC}(\text{PD})$	Power down supply voltage		2			V
$V_I(\bar{S})$	Chip select input $\bar{S}$		2.0			V
$I_{CC}(\text{PD})$	Power down supply current	$V_{CC} = 3\text{V}$ , $\bar{S} \geq V_{CC} - 0.2\text{V}$ , Other inputs = 0 ~ 3V			50	$\mu\text{A}$
		FP, TP, RT-VL FP, TP, RT-VLL		0.4	10*	


\*  $I_{CC}(\text{PD}) = 1 \mu\text{A}$  at  $T_a = 25^\circ\text{C}$

**(2) TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su}(\text{PD})$	Power down set up time		0			ns
$t_{rec}(\text{PD})$	Power down recovery time		5			ms

**(3) POWER DOWN CHARACTERISTICS**

**$\bar{S}$  control mode**



6249825 0027952 519