

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M5408FP,TP,RT-85VL,-10VL,
-85VLL,-10VLL**

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5408 is 4194304-bit CMOS static RAM organized as 524288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology.

The use of thin film transistor (TFT) load cells and CMOS periphery results in a high density and low power static RAM. The M5M5408 is designed for memory applications where the high performance, high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408 is offered in a 32-pin plastic small outline package (SOP) and a 32-pin thin small outline package (TSOP), providing high board level packing densities. Two types of TSOP packages are available, M5M5408TP(normal lead bend type package) and M5M5408RT(reverse lead bend type package). Using both two types makes it easy to design a printed circuit board.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5408FP,TP,RT- 85VL M5M5408FP,TP,RT- 10VL	85ns 100ns	3mA (1MHz)	60µA (Vcc=3.6V)
M5M5408FP,TP,RT- 85VLL M5M5408FP,TP,RT- 10VLL	85ns 100ns		12µA (Vcc=3.6V) 0.4µA (Vcc=3V,typ.)

- Single +3.3V power supply
- No clocks, No refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion and power down by \bar{S}
- Data retention supply voltage=2.0Vto 3.6V
- Three-state outputs : OR-tie capability
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Small stand-by current.....0.4µA(typ.)
- Package
 - M5M5408FP : 32 pin 525 mil SOP
 - M5M5408TP : 32 pin 400 mil TSOP(II)
 - M5M5408RT : 32 pin 400 mil TSOP(II)


APPLICATION

Small capacity memory units, IC card, Battery operating system,
Asynchronous server system

PIN CONFIGURATION (TOP VIEW)



Outline 32P2M-A(FP)
32P3Y-H(TP)



Outline 32P3Y-J

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

MITSUBISHI LSIs

FUNCTION

The operation mode of the M5M5408 is determined by a combination of the device control inputs \overline{S} , W and \overline{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level W overlaps with the low level \overline{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of W or \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the

write cycle is eliminated.


A read cycle is executed by setting W at a high level and \overline{OE} at a low level while \overline{S} are in an active state ($\overline{S}=L$).

When setting \overline{S} at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

S	W	OE	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	D IN	Active
L	H	L	Read	D OUT	Active
L	H	H		High-impedance	Active

BLOCK DIAGRAM



PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs
M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-0.3~7	V
Vi	Input voltage		-0.3~Vcc + 0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta = 25°C	700	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

* - 3.0V in case of AC(Pulse width≤30ns)

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3V±0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
ViH	High-level input voltage		2.0		Vcc+0.3V	V	
ViL	Low-level input voltage		-0.3*		0.6	V	
VOH	High-level output voltage	IOH = -1mA		2.4		V	
		IOH = -0.1mA		Vcc - 0.5V			
VOI	Low-level output voltage	IOI = 2mA			0.4	V	
Ii	Input leakage current	Vi = 0~Vcc			±1	μA	
Io	Output leakage current	S=ViH, OE=ViH, Vi/O=0~Vcc			±1	μA	
ICC1	Active supply current (AC, MOS level)	S≤0.2V	Minimum cycle		20	30	mA
		Other inputs ≤0.2V or ≥Vcc - 0.2V Output-open (duty 100%)	1MHz		1.5	3	
ICC2	Active supply current (AC, TTL level)	S=ViL, W=ViH	Minimum cycle		20	30	mA
		Other inputs=ViH or ViL Output-open(duty 100%)	1MHz		1.5	3	
ICC3	Stand-by supply current	S≥Vcc - 0.2V	FP,TP,RT-VL		60		μA
		other inputs = 0~Vcc	FP,TP,RT-VLL		0.4	12	
ICC4	Stand-by supply current	S=ViH, other inputs=0~Vcc				0.33	mA

* - 3.0V in case of AC(Pulse width≤30ns)

CAPACITANCE (Ta = 0~70°C, Vcc = 3.3V±0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Ci	Input capacitance (Ta=25°C)	Vi = GND, Vi = 25mVrms, f = 1MHz			6	pF
Co	Output capacitance (Ta=25°C)	Vo = GND, Vo = 25mVrms, f = 1MHz			8	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

2: Typical value is Vcc=3.3V, Ta = 25°C

■ 6249825 0027948 098 ■

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	Limits				Unit	
		M5M5408-85VL,-85VLL		M5M5408-10VL,-10VLL			
		Min	Max	Min	Max		
tcr	Read cycle time	85		100		ns	
t _a (A)	Address access time		85		100	ns	
t _s (S)	Chip select access time		85		100	ns	
t _{oe} (OE)	Output enable access time		45		50	ns	
t _{dis} (S)	Output disable time after S high		30		35	ns	
t _{dis} (OE)	Output disable time after OE high		30		35	ns	
t _{en} (S)	Output disable time after S low	10		10		ns	
t _{en} (OE)	Output enable time after OE low	5		5		ns	
t _v (A)	Data valid time after address	10		10		ns	

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	Limits				Unit	
		M5M5408-85VL,-85VLL		M5M5408-10VL,-10VLL			
		Min	Max	Min	Max		
t _{cw}	Write cycle time	85		100		ns	
t _w (W)	Write pulse width	55		60		ns	
t _{su} (A)	Address set up time	0		0		ns	
t _{su} (A-WH)	Address set up time with respect to W high	70		80		ns	
t _{su} (S)	Chip select set up time	70		80		ns	
t _{su} (D)	Data set up time	35		35		ns	
t _h (D)	Data hold time	0		0		ns	
t _{rec} (W)	Write recovery time	0		0		ns	
t _{dis} (W)	Output disable time after W low		30		35	ns	
t _{dis} (OE)	Output disable time after OE high		30		35	ns	
t _{en} (W)	Output enable time after W high	5		5		ns	
t _{en} (OE)	Output enable time after OE low	5		5		ns	

PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs
M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL


4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAMS

Read cycle



Write cycle (W control mode)



■ 6249825 0027950 746 ■

PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

MITSUBISHI LSIs

Write cycle (\overline{S} control mode)



Note 3 : Test condition

Input pulse $V_{IH}=2.2V$, $V_{IL}=0.4V$

Input rise time and fall time 5ns

Reference level $V_{OH}=V_{OL}=1.5V$

Output loads Fig. 1, $CL=30pF$

$CL=5pF$ (for t_{en} , t_{dis})

Transition is measured $\pm 500mV$ from
steady state voltage. (for t_{en} , t_{dis})




Fig.1 Output load

Note 4 : Hatching indicates the state is "don't care".

5 : A Write occurs during the overlap of a low \overline{S} and a low \overline{W} .

6 : If \overline{W} goes low simultaneously with or prior to \overline{S} , the output remains in the highimpedance state.

7 : Don't apply inverted phase signal externally when DQ pin is in output mode.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M5408FP,TP,RT-85VL,-10VL,-85VLL,-10VLL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS**(1) ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V _{CC} (PD)	Power down supply voltage		2			V	
V _I (S)	Chip select input S		2.0			V	
I _{CC} (PD)	Power down supply current	V _{CC} =3V, S≥V _{CC} -0.2V, Other inputs=0~3V	FP, TP, RT-VL FP, TP, RT-VLL	50	0.4	10*	μA

* I_{CC} (PD) = 1 μA at $T_a = 25^\circ\text{C}$ **(2) TIMING REQUIREMENTS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su} (PD)	Power down set up time		0			ns
t _{rec} (PD)	Power down recovery time		5			ms

(3) POWER DOWN CHARACTERISTICS**S control mode**