

General Description

The MA2607V is the highest performance trench N-ch and P-ch MOSFETs with extreme high cell density , which provide excellent RDSON and gate charge for most of the small power switching and load switch applications.

The MA2607V meet the RoHS and Green Product requirement with full function reliability approved.

Features


- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Green Device Available

Absolute Maximum Ratings**Product Summary**

BVDSS	RDS(on)	ID
20V	85mΩ	2.8 A
-20V	205mΩ	-2 A

Applications

- High Frequency Point-of-Load Synchronous s Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

TSOP6 Pin Configuration

Symbol	Parameter	Rating		Units
		N-Channel	P-Channel	
V _{DS}	Drain-Source Voltage	20	-20	V
V _{GS}	Gate-Source Voltage	± 8	± 8	V
I _D @T _A =25	Continuous Drain Current, V _{GS} @ -4.5V ¹	2.8	-2	A
I _D @T _A =70	Continuous Drain Current, V _{GS} @ -4.5V ¹	2.2	-1.6	A
I _{DM}	Pulsed Drain Current ²	9	-9	A
P _D @T _A =25	Total Power Dissipation ³	1.1	1.1	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	110	/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	70	/W

N-Channel Electrical Characteristics ($T_J=25^\circ C$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20	---	---	V
BV_{DSS}/T_J	BVDSS Temperature Coefficient	Reference to $25^\circ C, I_D=1mA$	---	0.02	---	V/
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=4.5V, I_D=2.5A$	---	70	85	$m\Omega$
		$V_{GS}=2.5V, I_D=1.5A$	---	90	115	
		$V_{GS}=1.8V, I_D=1A$		120	160	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	0.3	0.6	1	V
$V_{GS(th)}$	Temperature Coefficient		---	-2.5	---	$mV/^\circ C$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=16V, V_{GS}=0V, T_J=25^\circ C$	---	---	1	μA
		$V_{DS}=16V, V_{GS}=0V, T_J=55^\circ C$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=2A$	---	2.8	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	2	4	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=12V, V_{GS}=4.5V, I_D=2.5A$	---	3.4	---	nC
Q_{gs}	Gate-Source Charge		---	0.35	---	
Q_{gd}	Gate-Drain Charge		---	1.37	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=12V, V_{GS}=10V, R_G=3.3\Omega$	---	7.4	---	ns
T_r	Rise Time		---	3.4	---	
$T_{d(off)}$	Turn-Off Delay Time		---	28.4	---	
T_f	Fall Time		---	1.6	---	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	---	204	---	pF
C_{oss}	Output Capacitance		---	43.6	---	
C_{rss}	Reverse Transfer Capacitance		---	30	---	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	2.8	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	9	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ C$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150 $^\circ C$ junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics

N-Ch and P-Ch Fast Switching MOSFETs




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse






Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

P-Channel Electrical Characteristics ($T_J=25^\circ C$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-20	---	---	V
BV_{DSS}/T_J	BVDSS Temperature Coefficient	Reference to $25^\circ C, I_D=-1mA$	---	-0.011	---	V/
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-4.5V, I_D=-2A$	---	170	205	mΩ
		$V_{GS}=-2.5V, I_D=-1.5A$	---	235	280	
		$V_{GS}=-1.8V, I_D=-1A$		315	380	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-0.3	-0.5	-1	V
$V_{GS(th)}$	Temperature Coefficient		---	2.02	---	mV/
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-16V, V_{GS}=0V, T_J=25^\circ C$	---	---	-1	uA
		$V_{DS}=-16V, V_{GS}=0V, T_J=55^\circ C$	---	---	-5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5V, I_D=-2A$	---	3.2	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-20V, V_{GS}=-4.5V, I_D=-2A$	---	4.6	---	nC
Q_{gs}	Gate-Source Charge		---	0.27	---	
Q_{gd}	Gate-Drain Charge		---	2.34	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-12V, V_{GS}=-4.5V, R_G=3.3\Omega$	---	11.6	---	ns
T_r	Rise Time		---	6.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	31.8	---	
T_f	Fall Time		---	2.8	---	
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$	---	194	---	pF
C_{oss}	Output Capacitance		---	35.5	---	
C_{rss}	Reverse Transfer Capacitance		---	28.2	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	-2	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-9	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=-1A, T_J=25^\circ C$	---	---	-1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150 $^\circ C$ junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics

N-Ch and P-Ch Fast Switching MOSFETs




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse






Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Gate Charge Waveform



LAND PATTERN RECOMMENDATION

MARKING




SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	--	1.20	0.031	--	0.047
A2	0.00	--	0.10	0.000	--	0.004
B	2.60	2.80	3.00	0.102	0.110	0.118
C	1.40	1.60	1.80	0.055	0.063	0.071
D	2.70	2.90	3.10	0.106	0.114	0.122
E	0.30	0.40	0.60	0.012	0.016	0.024
F	0.07	0.127	0.20	0.003	0.005	0.008
b	0.30	0.40	0.50	0.012	0.016	0.020
e	--	0.95	--	--	0.037	--
θ	0°	5°	10°	0°	5°	10°




Note:

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
2. CONTROLLING DIMENSION IS MILLIMETER CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACTLY.

Tape & Reel 繩捲及裝箱方式 - TSOP-6



產品正印及方向 - (正印為正時，Tape 圓孔在上方)



封裝形態 PKG TYPE	一般包裝		
	一卷數量 Immediate Quantity	中箱數量 Intermediate Quantity	外箱裝置/數量 Carton Quantity
TSOP-6	3000pcs Reel (7")	15000pcs Box(5 reels)	180 K Carton(12 Box)