


## Serial Input PLL with 2.5-GHz Prescaler

#### **Features**

- Operating voltage 2.7V to 5.5V
- Operating frequency: up to 2.5 GHz with prescaler ratios of 32/33 and 64/65
- · Lock detect feature
- · Power-down mode
- 20-pin TSSOP (Thin Shrink Small Outline Package)
- 20-pin MLF (Micro Lead Frame)

#### **Applications**

The CYW2325 is a serial-input high-performance frequency synthesizer which includes a dual modulus prescaler for RF applications up to 2.5 GHz. The synthesizer is designed for cellular telephone systems, portable wireless communications, CATV and other wireless communication systems. The device operates from 2.7V and dissipates only 21 mW.





## **Pin Definitions**

Pin Name	Pin No. (TSSOP)	Pin No. (MLF)	Pin Type	Pin Description
OSC_IN	1	18	Ι	<b>Oscillator Input:</b> This input has a V <sub>CC</sub> /2 threshold and CMOS logic level sensitivity.
OSC_OUT	3	20	0	Oscillator Output
V <sub>P</sub>	4	1	Р	Charge Pump Rail Voltage: This supply for charge pump. Must be > V <sub>CC</sub> .
V <sub>CC</sub>	5	2	Р	<b>Power Supply Connection for PLL:</b> When power is removed from V <sub>CC</sub> all latched data is lost.
D <sub>O</sub>	6	3	0	<b>Charge Pump Output:</b> The phase detector gain is $I_p/2\pi$ . Sense polarity can be reversed by setting FC LOW (pin 15).
GND	7	4	G	Analog and Digital Ground Connection: This pin must be grounded.
LD	8	5	0	Lock Detect Pin: This output is HIGH with narrow LOW pulses when the loop is locked.
F <sub>IN</sub>	10	7	I	Input to Prescaler: Maximum frequency 2.5 GHz.
CLOCK	11	8	I	Data Clock Input: One bit of data is loaded into the Shift Register on the rising edge of this signal.
DATA	13	10	I	Serial Data Input
LE	14	11	I	<b>Load Enable:</b> On the rising edge of this signal, the data stored in the Shift Register is latched into the counters and configuration controls.
F <sub>C</sub>	15	12	I	<b>Phase Sense Control for Phase Detector with Internal Pull-up:</b> When pulled LOW, the polarity of the Phase Detector is reversed.
BISW	16	13	0	Analog Switch Output: Connects to output of charge pump when LE is HIGH.
F <sub>OUT</sub>	17	14	0	Monitor Point for Phase Detector Input
Ø <sub>P</sub>	18	15	0	<b>External Charge Pump Output:</b> Open drain N-Channel FET, pull-up resistor required.
PWDN	19	16	Ι	<b>Power-Down Pin with Internal Pull-up:</b> When pin is HIGH, device is in normal state. When pin is LOW, device is in power-down mode. When device enters power-down mode the charge pump is in the High-Impedance condition.
$\emptyset_{R}$	20	17	0	External Change Pump: (CMOS logic output).
NC	2, 9, 12	6, 9, 19		No Connect



## **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating

only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>CC</sub> or V <sub>P</sub>	Power Supply Voltage	-0.5 to +6.5	V
V <sub>OUT</sub>	Output Voltage	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>OUT</sub>	Output Current	±15	mA
T <sub>L</sub>	Lead Temperature	+260	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C

## **Handling Precautions**

Devices should be transported and stored in antistatic containers.

These devices are static sensitive. Ensure that equipment and personnel contacting the devices are properly grounded.

Cover workbenches with grounded conductive mats.

Always turn off power before adding or removing devices from system.

Protect leads with a conductive sheet when handling or transporting PC boards with devices.

If devices are removed from the moisture protective bags for more than 36 hours, they should be baked at 85°C in a moisture free environment for 24 hours prior to assembly in less than 24 hours.

#### **Recommended Operating Conditions**

Parameter	Description	Test Condition	Rating	Unit
V <sub>CC</sub>	Power Supply Voltage		2.7 to 5.5	V
$V_{P}$	Charge Pump Voltage		V <sub>CC</sub> to +5.5	V
T <sub>A</sub>	Operating Temperature	Ambient air at 0 CFM flow	-40 to +85	°C



## **Electrical Characteristics:** $V_{CC} = 3.0V$ , $V_P = 3.0V$ , $T_A = -40$ °C to +85°C, Unless otherwise specified

Parameter	Description	Test Condition	Pin	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Power Supply Current		V <sub>CC</sub>		8		mA
I <sub>PD</sub>	Power-down Current	Power-down, V <sub>CC</sub> = 3.0V	V <sub>CC</sub>		6	100	μΑ
F <sub>IN</sub>	Maximum Operating Frequency		F <sub>IN</sub>	100		2500	MHz
Fosc	Oscillator Input Frequency	No load on OSC_OUT	OSC_IN	5		45	MHz
		With OSC_OUT loaded		5		25	MHz
Fφ	Phase Detector Frequency					10	MHz
PF <sub>IN</sub>	Input Sensitivity	V <sub>CC</sub> = 2.7V	F <sub>IN</sub>	-15		4	dBm
		V <sub>CC</sub> = 5.5V		-10		4	dBm
V <sub>OSC</sub>	Oscillator Input Sensitivity		OSC_IN	0.5			$V_{P-P}$
I <sub>IH</sub> , I <sub>IL</sub>	Oscillator Input Current			-100		100	μΑ
V <sub>IH</sub>	High Level Input Voltage	V <sub>CC</sub> = 5.0V	DATA,	V <sub>CC</sub> * 0.8			V
V <sub>IL</sub>	Low Level Input Voltage		CLOCK, LE			V <sub>CC</sub> * 0.2	V
I <sub>IH</sub>	High Level Input Current			-10	1	10	μΑ
I <sub>IL</sub>	Low Level Input Current			-10	1	10	μΑ
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = 3.0V, I_{OH} = -1mA$	F <sub>O</sub>	2.2			V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 3.0V, I_{OL} = 1mA$				0.4	V
ID <sub>O(SO)</sub>	ID <sub>O</sub> , Source Current	$V_P = 3.0V, VD_O = V_P/2$	D <sub>O</sub>		-3.7		mA
		$V_P = 5.0V, VD_O = V_P/2$			-4.1		mA
ID <sub>OH(SI)</sub>	ID <sub>O</sub> , Sink Current	$V_P = 3.0V, VD_O = V_P/2$	D <sub>O</sub>		3.7		mA
. ,		$V_P = 5.0V, VD_O = V_P/2$	1		4.1		mA
$\Delta ID_O$	ID <sub>O</sub> Charge Pump Sink and Source Mismatch	$\begin{split} VD_O &= V_P/2 \\ [IID_{O(SI)}I - IID_{O(SO)}I]/ \\ [1/2^*\{IID_{O(SI)}]I + IID_{O(SO)}I\}]^*100\% \end{split}$			5		%
ID <sub>O</sub> vs T	Charge Pump Current Variation vs. Temperature	$-40$ °C <t<85°c, <math="">V_{DO} = V_P/2^{[1]}</t<85°c,>			5		%
ID <sub>O-tri</sub>	Charge Pump High- Impedance Leakage Current				±2		nA

#### Note:

<sup>1.</sup> ID<sub>O</sub>VS T; Charge pump current variation vs. temperature. [IID<sub>O(SI)@T</sub>I – IID<sub>O(SI)@25° C</sub>I]/IID<sub>O(SI)@25°C</sub>I \* 100% and [IID<sub>O(SO)@T</sub>I – IID<sub>O(SO)@25°C</sub>I]/IID<sub>O(SO)@25°C</sub>I \*100%.



## **Timing Waveforms**

#### **Phase Characteristics**


For normal operation, the FC pin is used to select the output polarity of the phase detector. Both the internal and any external charge pump are affected.

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set HIGH or OPEN CIRCUIT:


When VCO characteristics are like (2), FC should be set LOW.

When FC is set HIGH or OPEN CIRCUIT,  $F_{out}$  pin is set to the reference divider output,  $F_r$ . When FC is set LOW,  $F_{out}$  pin is set to the programmable divider output  $F_p$ .




Phase Comparator Sense

#### **Phase Detector Output Waveform**




#### **DO Charge Pump Output Current Waveform**





## Timing Waveforms (continued)

Serial Data Input Timing Waveform [2, 3, 4, 5]



## **Serial Data Input**

Data is input serially using the DATA, CLOCK, and LE pins. Two control bits direct data into the locations given in Table 1.

**Table 1. Control Configuration** 

CNT	Function
1	Reference Counter: R = 3 to 16383, set prescaler ratio PRE =0:64/65, PRE=1:32/33
0	<b>Program Counter:</b> A = 0 to 63, B = 3 to 2047

Table 2. Shift Register Configuration<sup>[6]</sup>

		it itegi	0.0.	•9														
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Refer	Reference Counter and Configuration Bits																	
CNT	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	PRE			
Progr	amma	able Co	ounter	Bits														
CNT	A1	A2	A3	A4	A5	A6	A7	B1	B2	В3	B4	B5	В6	В7	B8	В9	B10	B11
Bit(s)	Name	)	Func	tion														
CNT			Conti	rol Bit:	Direct	s prog	rammir	ng data	to refe	erence	or prog	gramma	able co	unters				
R1–R	14		Refer	ence (	Counte	r Sett	ing Bit	s: 14 b	its, R =	= 3 to 1	6383. <sup>[</sup>	7]						
PRE			Preso	caler D	ivide L	Bit: LO	W = 64	1/65 an	d HIGI	H = 32/	33.							
A1–A	A1-A7 <b>Swallow Counter Divide Ratio:</b> A = 0 to 63.																	
В1-В	Programmable Counter Divide Ratio: B = 3 to 2047. <sup>[7]</sup>																	

#### Notes:

- t1-t6 = t > 50 ns.

  CLOCK may remain HIGH after latching in data.

  DATA is shifted in with the MSB first.

  For DATA definitions, refer to *Table 2*.

  The MSB is loaded in first.

  Low count ratios may violate frequency limits of the phase detector.



## Table 3. 6-Bit Swallow Counter (A) Truth Table [8]

Divide Ratio A	A7	A6	A5	A4	А3	A2	A1
0	X	0	0	0	0	0	0
1	Х	0	0	0	0	0	1
:::	:::	:::	:::	:::	:::	:::	:::
62	Х	1	1	1	1	1	0
63	Х	1	1	1	1	1	1

## Table 4. 11-Bit Programmable Counter (B) Truth Table [9]

Divide Ratio B	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
2046	1	1	1	1	1	1	1	1	1	1	0
2047	1	1	1	1	1	1	1	1	1	1	1

## Table 5. 14-Bit Programmable Reference Counter Truth Table [9]

Divide Ratio R	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
16382	1	1	1	1	1	1	1	1	1	1	1	1	1	0
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

## Ordering Information<sup>[10]</sup>

Ordering Code	Package Name	Package Type	Tape and Reel Option
CYW2325	ZI LFI	20-pin TSSOP (0.173" wide) 20-pin MLF (4 mm x 4 mm)	TR

#### Notes:

8. B is greater than or equal to A.9. Divide ratio less than 3 is prohibited. The divide ratio can be calculated using the following equation:

 $fvco = \{(P * B) + A\} * fosc / R where (A \leq B)$ 

fvco: Output frequency of the external VCO. fosc: The crystal reference oscillator frequency.

A: Preset divide ratio of the 6-bit swallow counter.

B: Preset ratio of the 11-bit programmable counter (3 to 2047).

P: Preset divide ratio of the dual modulus prescaler.

R: Preset ratio of the 15-bit programmable reference counter (3 to 16383).

The divide ratio N = (P \* B) + A.

10. Operating temperature range: -40°C to +85°C.


Document #: 38-00920-\*A

Document #: 38-07406 Rev. \*\*




#### **Examples**






	Vp	lcp
	(V)	(m A)
Source	3V	3.60
Sink	3V	-3.65
Source	5V	4.15
Sink	5V	-4.10

Figure 1. Charge Pump Current




Offset Frequency	Phase noise (dBc/Hz)
1 KHz	-80
10 KHz	-86
100 KHz	-115

Figure 3. Phase Noise vs Offset Frequency



Marker	Input	
Number	Frequency	S11 (Ω)
Marker 1	100 MHz	501 - j688
Marker 2	1000 MHz	36 - j158
Marker 3	1800 MHz	30 - j98
Marker 4	2500 MHz	20 - j38

Figure 2. Input Impedance V<sub>CC</sub>=2.7V to 5.5V FIN=100 MHz to 2700 MHz




Reference	Level
Spur	(dBc/Hz)
250 KHz	-85


Figure 4. Reference Spur




## **Package Diagrams**

# 20-Pin Thin Shrink Small Outline Package (TSSOP, 0.173" wide)





SEE DETAIL 'B' SEATING PLANE



DETAIL "C"

#### NOTES:

- NOTES.
  DIETHICKNESS ALLOWABLE IS 0.279±0.0127 (.0110±.0005 INCHES)
  DIMENSIONING & TOLERANCES PER ANSI,Y14.5M-1982.

  T" IS A REFERENCE DATUM.

- ↑ T" IS A REFERENCE DATUM.

  ↑ "1" A" E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MULD FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE PARTING LINE MOLD FLASH OR DESIDE.


  ↑ DIMENSION IS THE LEIDEN FOR FEFFERENCE ONLY.

  ↑ FOR SOLDERING TO A SUBSTRATE.

  ↑ TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.

  ↑ TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.

  ↑ THE LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE DAMBAR PROTRUSION SHALL BE DAMBAR PROTRUSION ALLO WAS DOESNOT INCLUDE DAMBAR PROTRUSION. ALLO WAS DOESNOT MOLD THE POOT INMINION AT MAJORIM MATERIAL CONDITION. DAMBAR CANNOT BE SOLD THE POOT INMINION SHALL BE DAMBAR PROTRUSION SHALL BE DAMBAR PROTRUSION. ALLO WAS DOESNOT ME POOT INMINION SHALL BE DAMBAR PROTRUSION. ALLO WAS DOESNOT ME POOT INMINION SHALL BE DAMBAR PROTRUSION. ALLO WAS DOESNOT ME POOT INMINION SHALL BE DAMBAR PROTRUSION. AND THE POOT INMINION SEED PROTRUSION. AND THE POOT INMINION. THE POOT INMINION SEED PROTRUSION. AND THE POOT INMINION. THE P



SIDE VIEW



#### THIS TABLE IN MILLIMETERS

S	COMMON				NOTE		4		6
M B	DIMENSIONS			N <sub>OTE</sub>	VARI-		D		N
2	MIN.	NOM.	MAX.	T <sub>E</sub>	ATIONS	MIN.	NOM.	MAX.	
Α			1.10		AA	2.90	3.00	3.10	8
A <sub>1</sub>	0.05	0.10	0.15		AB	4.90	5.00	5.10	14
A <sub>2</sub>	0.85	0.90	0.95		AC	4.90	5.00	5.10	16
b	0.19	-	0.30	8	AD	6.40	6.50	6.60	20
b1	0.19	0.22	0.25		AE	7.70	7.80	7.90	24
С	0.090	-	0.20		AF	9.60	9.70	9.80	28
c1	0.090	0.127	0.135						
D	SEE	VARIATION	is	4					
Е	4.30	4.40	4.50	4					
е	0.65 BSC								
Н	6.25	6.40	6.50						
L	0.50	0.60	0.70	5					
Ŋ	N SEE VARIATIONS			6					
æ	0°	4°	8°						

#### THIS TABLE IN INCHES


S	COMMON				NOTE		4		6
M B			No VARI-		Ď			Ň	
2	MIN.	NOM.	MAX.	T <sub>E</sub>	ATIONS	MIN.	NOM.	MAX.	
Α			.0433		AA	.114	.118	.122	8
A <sub>1</sub>	.002	.004	.006		AB	.193	.197	.201	14
A <sub>2</sub>	.0335	.0354	.0374		AC	.193	.197	.201	16
b	.0075	-	.0118	8	AD	.252	.256	.260	20
b1	.0075	.0087	.0098		AE	.303	.307	.311	24
С	.0035	-	.0079		AF	.378	.382	.386	28
c1	.0035	.0050	.0053						
D	D SEE VARIATIONS			4					
Е	.169	.173	.177	4					
е	e .0256 BSC								
Н	.246	.252	.256						
L	.020	.024	.028	5					
Ŋ	N SEE VARIATIONS			6					
οĈ	0°	4°	8°						

\*VARIATION AF IS DESIGNED BUT NOT TOOLED\*



#### Package Diagrams (continued)

#### 20-Pin Micro Lead Frame Package (MLF 4 mm X 4 mm)



S	COMMON								
S Y N B	DIMENSIONS								
	MIN,	NOM,	MAX,	N <sub>O</sub> T E					
A A1	-	0.85	1.00						
A1	0.00	0.01	0.05	11					
A2	-	0.65	0.80						
A3		0.20 REF.							
D		4.00 BSC							
D1		3.75 BSC							
E		4.00 BSC							
E1		3.75 BSC							
θ			12						
Р	0.24	0.42	0.60						
R	0.13	0.17	0.23						
е		0.50 BSC							
N		20		3					
Nd		5							
Ne		5 5		3					
L	0.50	0.60	0.75						
b	0.18	0.23	0.30	4					
Q	0.30	0.40	0.65						
D2	1.55	1.70	1.85						
F2	1.55	1.70	1.85						

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM(.012 INCHES MAXIMUM)
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- 3. N IS THE NUMBER OF TERMINALS.

Nd is the number of terminals in X-direction &

- Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- 4. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- 5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE
  A PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- 6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
  - 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL I/O.
- 9. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

  EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- APPLIED ONLY FOR TERMINALS.



## **Revision History**

Document Title: CYW2325 Serial Input PLL with 2.5-GHz Prescaler Document Number: 38-07406					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	113872	04/25/02	DSG	Change from Spec number: 38-00920 to 38-07406	