### National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



### MICROCIRCUIT DATA SHEET

Original Creation Date: 08/03/95 Last Update Date: 09/04/02

Last Major Revision Date: 10/28/98

### HIGH SPEED OPERATIONAL AMPLIFIER

### General Description

MNLM6161-X REV 2B1

The LM6161 high-speed amplifier exhibits an excellent speed-power product in delivering 300 V/uS and 50 MHz unity gain stability with only 5 mA of supply current. Further, power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

This amplifier is built with National's VIP[TM] (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

### Industry Part Number

NS Part Numbers

LM6161

Prime Die

LM6161B

LM6161E/883 LM6161J-QMLV LM6161J/883 LM6161W/883 LM6161WG-QMLV LM6161WG/883

### Controlling Document

SEE FEATURES SECTION

### Processing

MIL-STD-883, Method 5004

### Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description	Temp	(°C)
Static tests at Static tests at Static tests at Static tests at Dynamic tests at Dynamic tests at Dynamic tests at Functional tests at Functional tests at SE Functional tests at SE Switching tests at Switching tests at Switching tests at	+25 +125 -55 +25 +125 -55 +25 +125 -55 +25 +125 -55	

### **Features**

- High slew rate 300V/uS
- High unity gain freq 50MHz
- Low supply current 5mA
- Fast settling 120nS to 0.1%
- Low differential gain <0.1%
- Low differential phase 0.1 degrees
- Wide supply range 4.75V to 32V

- Stable with unlimited capacitive load

- Well behaved; easy to apply

CONTROLLING DOCUMENT:

LM6161E/883 5962-89621012A LM6161J-QMLV 5962-8962101VPA LM6161J/883 5962-8962101PA LM6161W/883 5962-8962101HA LM6161WG-QMLV 5962-8962101VXA LM6161WG/883 5962-8962101XA

### **Applications**

- Video amplifier
- High-frequency filter
- Wide-bandwidth signal conditioning
- Radar
- Sonar

### (Absolute Maximum Ratings)

(Note 1)

```
Supply Voltage
   (V+ - V-)
                                                           36V
Differential Input Voltage Range
(Note 4)
                                                           <u>+</u>8V
Common-Mode Voltage Range
 (Note 6)
                                                           (V+ - 0.7V) to (V- - 7V)
Output Short Circuit to Gnd
(Note 3)
                                                           Continuous
Power Dissipation
(Note 2)
                                                           400mW
Soldering Information
    (Soldering, 10 seconds)
                                                           260 C
Storage Temperature Range
                                                           -65 C to +150 C
Maximum Junction Temperature
                                                           150 C
Thermal Resistance
    ThetaJA
      LCC
                     (Still Air)
                                                            90 C/W
                     (500LF/Min Air flow)
                                                            61 C/W
      CERDIP
                     (Still Air)
                                                           113 C/W
                     (500LF/Min Air flow)
                                                            51 C/W
      CERPAK
                     (Still Air)
                                                           228 C/W
                     (500LF/Min Air flow)
                                                           140 C/W
      CERAMIC SOIC
                     (Still Air)
                                                           228 C/W
                     (500LF/Min Air flow)
                                                           140 C/W
    ThetaJC
      LCC
                                                            20 C/W
      CERDIP
                                                            21 C/W
      CERPAK
                                                            21 C/W
      CERAMIC SOIC
                                                            21 C/W
ESD Tolerance
(Note 4, 5)
```

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

±500V

- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: Continuous short-circuit operation at elevated ambient temperature can result in
- exceeding the maximum allowed junction temperature of 150 C.

  Note 4: In order to achieve optimum AC performance, the input stage was designed without
- Note 4: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vio, Iio and Noise).
- probable degradation of the input parameters (especially Vio, Iio and Noise).

  Note 5: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100pF in series with 1500 Ohms.
- Note 6: The voltage between V+ and either input pin must not exceed 36V.

### Recommended Operating Conditions

(Note 1)

Temperature Range

-55 C  $\leq$  TA  $\leq$  +125 C

Supply Voltage Range

4.75V to 32V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

### Electrical Characteristics

### DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc =  $\pm 15$ V, Vcm = 0V, Rl  $\geq$  100K Ohms, Rs = 10K Ohms.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Vio	Input Offset Voltage				-7	7	mV	1
	Voicage				-10	10	mV	2, 3
Iib	Input Bias Current				-3	3	uA	1
	Current				-6	6	uA	2, 3
Iio	Input Offset Current				-350	350	nA	1
	Current				-800	800	nA	2, 3
+Vcmr	Positive Common-Mode	Vcc = <u>+</u> 15V			13.9		V	1
	Voltage Range				13.8		V	2, 3
		Vcc = +5V	2		3.9		V	1
			2		3.8		V	2, 3
-Vcmr	Negative Common-Mode	Vcc = <u>+</u> 15V				-12.9	V	1
	Voltage Range					-12.7	V	2, 3
		Vcc = +5V	2			2.0	V	
			2			2.2	V	2, 3
CMRR	Common-Mode Rejection Ratio	-12.9V ≤ Vcm ≤ 13.9V			80		dB	1
	Rejection Ratio	-12.7V ≤ Vcm ≤ 13.8V			74		dB	2, 3
PSRR	Power Supply Rejection Ratio	$\pm 10V \leq Vcc \leq \pm 16V$			80		dB	1
	Rejection Ratio				74		dB	2, 3
Ios	Output Short Circuit Current	Source				-30	mA	1
	Circuit Current					-20	mA	2, 3
		Sink			30		mA	1
					20		mA	2, 3
Icc	Supply Current					6.5	mA	1
						6.8	mA	2, 3
Avs	Large Signal	Vout = ±10V, Rl = 2K Ohms	1		550		V/V	1
	Voltage Gain		1		300		V/V	2, 3
+Vop	Positive Voltage Swing	$Vcc = \pm 15V$ , $Rl = 2K$ Ohms			13.5		V	1
	SMIIIA				13.3		V	2, 3
		Vcc = +5V, Rl = 2K Ohms			3.5		V	1
					3.3		V	2, 3

### Electrical Characteristics

### DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc =  $\pm 15$ V, Vcm = 0V, Rl  $\geq$  100K Ohms, Rs = 10K Ohms.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
-Vop	Negative Voltage Swing	$Vcc = \pm 15V$ , $Rl = 2K$ Ohms				-13.0	V	1
						-12.7	V	2, 3
		Vcc = +5V, Rl = 2K Ohms				1.7	V	1
						2.0	V	2, 3

### AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) AC:  $Vcc = \pm 15V$ , Vcm = 0V,  $Rl \ge 100K$  Ohms, Rs = 10K Ohms.

Gbw	Gain Bandwidth Product	f = 20Mhz	40		Mhz	4
			30		Mhz	5, 6
+Sr Slew Rate		Output step = -4V to +4V, Av = +1, Vin = 8V step	200		V/uS	4
		VIII OV BOOF	180		V/uS	5, 6
-Sr	-Sr Slew Rate	Output step = +4V to -4V, Av = +1, Vin = 8V step	200		V/uS	4
		VIII = 6V BCCP	180		V/uS	5, 6
ts Setting Time	10V step to 0.1% , Av = 1, R1 = 2K Ohms		300	nS	9	
		KI – ZK OIMIS		325	nS	10, 11

### DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc =  $\pm 15$ V, Vcm = 0V, Rl  $\geq$  100K Ohms, Rs = 10K Ohms. Delta Calculations Performed on QMLV Devices at Group B, Subgroup 5 ONLY.

Vio	Input Offset Voltage			-0.7	+0.7	mV	1
Iib	Input Bias Current			-0.5	+0.5	uA	1
Iio	Input Offset Current			-35	+35	nA	1
CMRR	Common Mode Rejection Ratio	-12.9V ≤ +Vcm ≤ 13.9V		-5	+5	dВ	1


Note 1: Voltage gain is the total output swing (20V) divided by the signal required to produce that swing.

Note 2: For single supply operation, the following conditions apply: V+ = 5V, V- = 0V, Vcm = 2.5V, Vout = 2.5V. Vio adjust pins are each connected to V- to realize maximum output swing. This connection will degrade Vio.

### Graphics and Diagrams


GRAPHICS#	DESCRIPTION
05885HRA4	CERDIP (J), 8 LEAD (B/I CKT)
06190HRA3	CERPACK (W, WG), 10LD (B/I CKT)
06191HRA2	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000167A	CERPACK (W), 10 LEAD (PINOUT)
P000168B	LCC (E), 20 LEAD, TYPE C (PINOUT)
P000169A	CERDIP (J), 8 LEAD (PINOUT)
P000259A	CERAMIC SOIC (WG), 10 LEAD (PINOUT)
W10ARG	CERPACK (W), 10 LEAD (P/P DWG)
WG10ARC	CERAMIC SOIC (WG), 10 LEAD (P/P DWG)

See attached graphics following this page.



SE

B | B



### NATIONAL SEMICONDUCTOR CORPORATION 2900 Semiconductor Drive, Santa Clara, CA 95052-8090 DATE APPROVALS

8 LEAD CERDIP SCALE UHAWING DRAWN. LEQUANG 09/21/93 DFTG. CHK. ENGR. CHK. APPROVAL

> 1. LEAD FINISH TO BE 200 MICROINCHES / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS. 2. JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.


NOTES: UNLESS OTHERWISE SPECIFIED

SCALE	DO NOT
PROJECTION	INCH [MM]

	J08A	O 1 13:
NUMBER	-	HIS U
DRAWING	$\geq$	DIMINIC DI
SIZE	Ш	1 V U U
SCALE	$\forall$	TON OU


R V

Ы




## LM6161W 10 - LEAD CERPACK CONNECTION DIAGRAM TOP VIEW P000167A






## LM6161E 20 - LEAD LCC CONNECTION DIAGRAM TOP VIEW P000168B






# LM6161J 8 - LEAD DIP CONNECTION DIAGRAM TOP VIEW P000169A






## LM6161WG 10 - LEAD CERAMIC SOIC CONNECTION DIAGRAM TOP VIEW P000259A







### Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A1	M0002843	11/23/98	Barbara Lopez	Update MDS: MNLM6161-X Rev. 0B0 to MNLM6161-X Rev. 1A1. Updated NSID, deleted W-SMD and added WG ID. Added SMD number for WG package. Added WG package to thermal resistance, updated note 6, deleted note 7, added power dissipation limit in Absolute section. Updated Subgroups to match SMD, added note 2 to Electrical section. Added MKT graphic for WG packag Added Pinouts for all packages. Added Burn-In CKT for WG and E packages.
2A1	M0003073	09/04/02	Rose Malone	Update MDS: MNLM6161-X, Rev. 1A1 to MNLM6161-X, Rev. 2A1.
2B1	M0004061	09/04/02	Rose Malone	Update MDS: MNLM6161-X, Rev. 2A1 to MNLM6161-X, Rev. 2B1. Deleted reference to NSID LM6161W-SMD from Main Table. NSID no longer on CPL/SWIS.