

**Octal D-Type Flip-Flop With Clear**

The TC74HCT273A is a high speed CMOS OCTAL D-TYPE FLIP-FLOP fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their Inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the CLEAR input is held low, the Q outputs are at a low logic level independent of the other inputs.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

**Features**

- High Speed:  $f_{MAX}$  = 90MHz(Typ.) at  $V_{CC}$  = 5V
- Low Power Dissipation:  $I_{CC}$  = 4 $\mu$ A(Max.) at  $T_a$  = 25°C
- Compatible with TTL outputs:  $V_{IH}$  = 2V(Min.)  
 $V_{IL}$  = 0.8V(Max.)
- Wide Interfacing Ability: LSTTL, NMOS, CMOS
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OH}|$  =  $|I_{OL}|$  = 4mA(Min.)
- Balanced Propagation Delays:  $t_{PLH} = t_{PHL}$
- Pin and Function Compatible with 74LS273



IEC Logic Symbol



Pin Assignment

Truth Table

Inputs			Outputs	Functions
CLEAR	D	CLOCK	Q	
L	X	X	L	Clear
H	L	—	L	-
H	H	—	H	-
H	X	—	Q <sub>n</sub>	No change

X: Don't Care

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	500(DIP)*/180(SOIC)	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

**Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	4.5 ~ 5.5	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0 ~ 500	ns

**DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			V <sub>CC</sub>	Min.	Typ.	Max.	Min.		
High-Level Input Voltage	V <sub>IH</sub>	—	4.5 ʃ 5.5	2.0	—	—	2.0	—	V
Low-Level Input Voltage	V <sub>IL</sub>	—	4.5 ʃ 5.5	—	—	0.8	—	0.8	V
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20µA	4.5	4.4	4.5	—	4.4	V
			I <sub>OH</sub> = -4 mA	4.5	4.18	4.31	—	4.13	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = -20µA	4.5	—	0.0	0.1	—	V
			I <sub>OL</sub> = -4 mA	4.5	—	0.17	0.26	—	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	—	—	±0.1	—	±1.0	µA
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	—	—	4.0	—	40.0	
	ΔI <sub>CC</sub>	Per input: V <sub>IN</sub> = 0.5V or 2.4V Other Input: V <sub>CC</sub> or GND	5.5	—	—	2.0	—	2.9	mA

**Timing Requirements (Input  $t_r = t_f = 6\text{ns}$ )**

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C		Unit
			V <sub>cc</sub>	Typ.	Limit	Limit	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$	—	4.5 5.5	— —	15 14	19 17	ns
Minimum Pulse Width (CLEAR)	$t_{W(L)}$	—	4.5 5.5	— —	15 14	19 17	
Minimum Setup Time	$t_s$	—	4.5 5.5	— —	10 10	13 13	
Minimum Hold Time	$t_h$	—	4.5 5.5	— —	5 10	6 13	
Minimum Removal Time (CLEAR)	$t_{rem}$	—	4.5 5.5	— —	10 9	13 12	
Clock Frequency	I	—	4.5 5.5	— —	30 35	24 28	MHz

**AC Electrical Characteristics (C<sub>L</sub> = 15pF, V<sub>cc</sub> = 5V, Ta = 25°C)**

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	$t_{TLH}$ $t_{THL}$	—	—	4	8	ns
Propagation Delay Time (CLOCK-Q)	$t_{PLH}$ $t_{PHL}$	—	—	15	25	
Propagation Delay Time (CLEAR-Q)	$t_{PLH}$ $t_{PHL}$	—	—	18	28	
Maximum Clock Frequency	f <sub>MAX</sub>	—	40	90	—	MHz

**AC Electrical Characteristics (C<sub>L</sub> = 50pF, Input  $t_r = t_f = 6\text{ns}$ )**

Parameter	Symbol	Test Condition	V <sub>cc</sub>	Ta = 25°C			Ta = -40 ~ 85°C		Unit
				Min.	Typ.	Max.	Min.	Max.	
Output Transition Time	$t_{TLH}$ $t_{THL}$	—	4.5 5.5	— —	9 8	15 14	— —	19 18	ns
Propagation Delay Time (CLOCK-Q)	$t_{PLH}$ $t_{PHL}$	—	4.5 5.5	— —	19 17	30 27	— —	38 34	
Propagation Delay Time (CLEAR-Q)	$t_{PLH}$ $t_{PHL}$	—	4.5 5.5	— —	22 18	32 29	— —	40 36	MHz
Maximum Clock Frequency	f <sub>MAX</sub>	—	4.5 5.5	30 35	71 81	— —	24 28	— —	
Input Capacitance	C <sub>IN</sub>	—	—	—	5	10	—	10	pF
Power Dissipation Capacitance	C <sub>PD(1)</sub>	—	—	—	29	—	—	—	


Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per Decoder})$$

And the total C<sub>PD</sub> when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD(\text{total})} = 18 + 11 \cdot n$$



Logic Diagram