

# M5M4V18165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

## FEATURES

Type name	RAS access time (max.na)	CAS access time (max.na)	Address access time (max.na)	OE access time (max.na)	Cycle time (min.na)	Power dissipation (typ.mW)
M5M4V18165BTP-6,-6S	60	15	30	15	110	450
M5M4V18165BTP-7,-7S	70	20	35	20	130	390

- Standard 50 pin TSOP
- Single 3.3V ±0.3v supply
- Low stand-by power dissipation  
1.8mW (Max) ----- CMOS Input level
- Low operating power dissipation  
M5M4V18165BTP-6,-6S ----- 615.0mW (Max)  
M5M4V18165BTP-7,-7S ----- 540.0mW (Max)
- Hyper-page mode, Read-modify-write, RAS-only refresh  
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance  
All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A<sub>0</sub>~A<sub>9</sub>)


## APPLICATION

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT

## PIN DESCRIPTION

Pin name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>1</sub> -DQ <sub>16</sub>	Data inputs/outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+3.3V)
Vss	Ground (0V)

## PIN CONFIGURATION (TOP VIEW)



Outline 50P3W-L (400mil TSOP Normal Bend)

NC : NO CONNECTION

**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**


**FUNCTION**

The M5M4V18165BTP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., hyper page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	$\overline{\text{OE}}$	DQ1-DQ8	DQ9-DQ16
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before $\overline{\text{RAS}}$ refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



M5M4V18165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-0.5~4.6	V
V <sub>I</sub>	Input voltage		-0.5~4.6	V
V <sub>O</sub>	Output voltage		-0.5~4.6	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25 °C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.0		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-2.0mA	2.4		V <sub>CC</sub>	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2.0mA	0		0.4	V	
I <sub>OZ</sub>	Off-state output current	Q floating 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-10		10	μA	
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, Other inputs pins=0V	-10		10	μA	
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> , operating (Note 3,4,5)	M5M4V18165B-6,-6S	RAS, CAS cycling trc=twc=min. output open			170	mA
		M5M4V18165B-7,-7S				150	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , stand-by (Note 6)	RAS = CAS = V <sub>IH</sub> , output open			2	mA	
		M5M4V18165B-6,-7	RAS = CAS ≥ V <sub>CC</sub> - 0.2V, output open		0.5		
		M5M4V18165B-6S,-7S	RAS = CAS ≥ V <sub>CC</sub> - 0.2V, output open		0.15		
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> , refreshing (Note 3,5)	M5M4V18165B-6,-6S	RAS cycling, CAS = V <sub>IH</sub> trc=min. output open			170	mA
		M5M4V18165B-7,-7S				150	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Hyper-Page-Mode (Note 3,4,5)	M5M4V18165B-6,-6S	RAS = V <sub>IL</sub> , CAS cycling trc=min. output open			130	mA
		M5M4V18165B-7,-7S				110	
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	M5M4V18165B-6,-6S	CAS before RAS refresh cycling trc=min. output open			170	mA
		M5M4V18165B-7,-7S				150	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub> (AV), I<sub>CC3</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column address can be changed once or less while RAS = V<sub>IL</sub> and LCAS/UCAS = V<sub>IH</sub>.

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

**CAPACITANCE** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{cc}=3.3\text{V}\pm 0.3\text{V}$ ,  $V_{ss}=0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1\text{MHz}$ $V_i=25\text{mVrms}$			5	pF
$C_i(\overline{OE})$	Input capacitance, $\overline{OE}$ input				7	pF
$C_i(\overline{W})$	Input capacitance, write control input				7	pF
$C_i(\overline{RAS})$	Input capacitance, $\overline{RAS}$ input				7	pF
$C_i(\overline{CAS})$	Input capacitance, $\overline{CAS}$ input				7	pF
$C_i/O$	Input/Output capacitance, data ports				8	pF

**SWITCHING CHARACTERISTICS** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{cc}=3.3\text{V}\pm 0.3\text{V}$ ,  $V_{ss}=0\text{V}$ , unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
$t_{CAC}$	Access time from $\overline{CAS}$ (Note 7,8)		15		20	ns
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 7,9)		60		70	ns
$t_{AA}$	Column address access time (Note 7,10)		30		35	ns
$t_{CPA}$	Access time from $\overline{CAS}$ precharge (Note 7,11)		35		40	ns
$t_{OEA}$	Access time from $\overline{OE}$ (Note 7)		15		20	ns
$t_{OHC}$	Output hold time from $\overline{CAS}$	5		5		ns
$t_{OHR}$	Output hold time from $\overline{RAS}$ (Note 13)	5		5		ns
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 7)	5		5		ns
$t_{OEZ}$	Output disable time after $\overline{OE}$ high (Note 12)	0	15	0	20	ns
$t_{WEZ}$	Output disable time after $\overline{WE}$ high (Note 12)	0	15	0	20	ns
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 12,13)	0	15	0	20	ns
$t_{REZ}$	Output disable time after $\overline{RAS}$ high (Note 12,13)	0	15	0	20	ns

Note 6: An initial pause of 500  $\mu\text{s}$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock such as  $\overline{RAS}$ -Only refresh).

Note the  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods (greater than 16.4ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to  $V_{OH}=2.4\text{V}(I_{OH}=2\text{mA}) / V_{OL}=0.4\text{V}(I_{OL}=2\text{mA})$  load 100pF. The reference levels for measuring of output signal are 2.0V( $V_{OH}$ ) and 0.8V( $V_{OL}$ ).

8: Assumes that  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ , and  $t_{CP} \geq t_{CP(max)}$ .

9: Assumes that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  exceeds the value shown.

10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

12:  $t_{OEZ(max)}$ ,  $t_{WEZ(max)}$ ,  $t_{OFF(max)}$  and  $t_{REZ(max)}$  defines the time at which the output achieves the high impedance state ( $I_{OUT} \leq |\pm 10\mu\text{A}|$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

13: Output is disabled after both  $\overline{RAS}$  and  $\overline{CAS}$  go to high.

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Hyper-Page Mode Cycles)**

(Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits				Unit	
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S			
		Min	Max	Min	Max		
tREF	Refresh cycle time	-6, -7	16.4		16.4	ms	
tREF	Refresh cycle time	-6S, -7S	128		128	ms	
tRP	RAS high pulse width		40		50	ns	
tRCD	Delay time, RAS low to CAS low	(Note 16)	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low		5		5	ns	
tRPC	Delay time, RAS high to CAS low		0		0	ns	
tCPN	CAS high pulse width		10		10	ns	
tRAD	Column address delay time from RAS low	(Note 17)	15	30	15	35	ns
tASR	Row address setup time before RAS low		0		0	ns	
tASC	Column address setup time before CAS low	(Note 18)	0	13	0	13	ns
tRAH	Row address hold time after RAS low		10		10	ns	
tCAH	Column address hold time after CAS low		10		10	ns	
tDZC	Delay time, data to CAS low	(Note 19)	0		0	ns	
tDZO	Delay time, data to OE low	(Note 19)	0		0	ns	
tRDD	Delay time, RAS high to data	(Note 20)	15		20	ns	
tCDD	Delay time, CAS high to data	(Note 20)	15		20	ns	
tODD	Delay time, OE high to data	(Note 20)	15		20	ns	
tT	Transition time	(Note 21)	1	50	1	50	ns

Note 14: The timing requirements are assumed IT = 2ns.

15: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

18: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

19: Either tDZC or tDZO must be satisfied.

20: Either tRDD or tCDD or tODD must be satisfied.

21: tT is measured between VIH(min) and VIL(max).

**Read and Refresh Cycles**

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
tRC	Read cycle time	110		130		ns
tRAS	RAS low pulse width	60	10000	70	10000	ns
tCAS	CAS low pulse width	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	48		55		ns
tRSH	RAS hold time after CAS low	15		20		ns
tRCS	Read setup time before CAS low	0		0		ns
tRCH	Read hold time after CAS high	(Note 22)	0	0		ns
tRRH	Read hold time after RAS high	(Note 22)	10	10		ns
tRAL	Column address to RAS hold time	30		35		ns
tCAL	Column address to CAS hold time	18		23		ns
tORH	RAS hold time after OE low	15		20		ns
tOCH	CAS hold time after OE low	15		20		ns

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

M5M4V18165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
tWC	Write cycle time	110		130		ns
tRAS	RAS low pulse width	60	10000	70	10000	ns
tCAS	CAS low pulse width	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	48		55		ns
tRSH	RAS hold time after CAS low	15		20		ns
tWCS	Write setup time before CAS low (Note 24)	0		0		ns
tWCH	Write hold time after CAS low	10		13		ns
tCWL	CAS hold time after W low	10		13		ns
tRWL	RAS hold time after W low	10		13		ns
tWP	Write pulse width	10		13		ns
tDS	Data setup time before CAS low or W low	0		0		ns
tDH	Data hold time after CAS low or W low	10		13		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note 23)	133		161		ns
tRAS	RAS low pulse width	89	10000	107	10000	ns
tCAS	CAS low pulse width	44	10000	57	10000	ns
tCSH	CAS hold time after RAS low	82		99		ns
tRSH	RAS hold time after CAS low	44		57		ns
tRCS	Read setup time before CAS low	0		0		ns
tCWD	Delay time, CAS low to W low (Note 24)	32		42		ns
tRWD	Delay time, RAS low to W low (Note 24)	77		92		ns
tAWD	Delay time, address to W low (Note 24)	47		57		ns
tOEH	OE hold time after W low	15		20		ns

Note 23: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.

24: tWCS, tCWD, tRWD and tAWD and, tCPWD are specified as reference points only. If tWCS ≥ tWCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tCWD ≥ tCWD(min), tRWD ≥ tRWD(min), tAWD ≥ tAWD(min) and tCPWD ≥ tCPWD(min) (for hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper page Mode Cycle

(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, HI-Z control by  $\overline{OE}$  or  $\overline{W}$ ) (Note 25)

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time	25		30		ns
tHPRWC	Hyper page mode read write/read modify write cycle time	66		79		ns
tDOH	Output hold time from $\overline{CAS}$ low	5		5		ns
tRAS	$\overline{RAS}$ low pulse width for read write cycle (Note 26)	77	100000	92	100000	ns
tCP	$\overline{CAS}$ high pulse width (Note 27)	10	18	13	18	ns
tCPRH	$\overline{RAS}$ hold time after $\overline{CAS}$ precharge	35		40		ns
tCPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low (Note 24)	52		62		ns
tCHOL	Hold time to maintain the data Hi-Z until $\overline{CAS}$ access	7		7		ns
tOEPE	$\overline{OE}$ Pulse width (Hi-Z control)	7		7		ns
tWPE	$\overline{W}$ Pulse width (Hi-Z control)	7		7		ns
tHCWD	Delay time, $\overline{CAS}$ low to $\overline{W}$ low after read	32		42		ns
tHAWD	Delay time, address to $\overline{W}$ low after read	62		72		ns
tHPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low after read	72		82		ns
tHCOD	Delay time, $\overline{CAS}$ low to $\overline{OE}$ high after read	15		20		ns
tHAOD	Delay time, address to $\overline{OE}$ high after read	30		35		ns
tHPOD	Delay time, $\overline{CAS}$ precharge to $\overline{OE}$ high after read	35		40		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tRAS(min) is specified as two cycles of  $\overline{CAS}$  input are performed.

27: tCP(max) is specified as a reference point only.

CAS before  $\overline{RAS}$  Refresh Cycle (Note 28)


Symbol	Parameter	Limits				Unit
		M5M4V18165B-6,-6S		M5M4V18165B-7,-7S		
		Min	Max	Min	Max	
tCSR	$\overline{CAS}$ setup time before $\overline{RAS}$ low	10		10		ns
tCHR	$\overline{CAS}$ hold time after $\overline{RAS}$ low	10		15		ns

Note 28: Eight or more  $\overline{CAS}$  before  $\overline{RAS}$  cycles instead of eight  $\overline{RAS}$  cycles are necessary for proper operation of CAS before  $\overline{RAS}$  refresh mode.


HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Timing Diagrams (Note 29)

Read Cycle



Note 29


 Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$

 Indicates the invalid output.




**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**Byte Read Cycle**




**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**Early Write Cycle**



HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Byte Early Write Cycle





**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**Byte Delayed Write Cycle**








HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle






HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Byte Read Cycle




HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Early Write Cycle



**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**Hyper Page Mode Byte Early Write Cycle**










**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**


**Hyper Page Mode Mix Cycle (2)**



# M5M4V18165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


### Hyper Page Mode Read Cycle ( HI-Z control by $\overline{OE}$ )





HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle ( HI-Z control by  $\overline{W}$  )






**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**CAS before RAS Refresh Cycle, Extended Refresh Cycle\***



**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**Hidden Refresh Cycle (Read) (Note 30)**




Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown above.

M5M4V18165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Self Refresh Cycle \*



M5M4V18165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S/ -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ICC8(AV)	Average supply current from Vcc Extended refresh mode	M5M4V18165B (S) RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling W ≤ 0.2V or ≥ Vcc-0.2V OE ≤ 0.2V or ≥ Vcc-0.2V A0~As ≤ 0.2V or ≥ Vcc-0.2V tREF=128ms, output open tRAS=tRASmin ~ 1 μs			300	μA
ICC9(AV)	Average supply current from Vcc Self-refresh cycle	M5M4V18165B (S) RAS=CAS ≤ 0.2V			200	μA

TIMING REQUIREMENTS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 13,14)

Symbol	Parameter	Limits				Unit
		M5M4V18165B-6S		M5M4V18165B-7S		
		Min	Max	Min	Max	
tRASS	Self refresh RAS low pulse width	100		100		μs
tRPS	Self refresh RAS high precharge time	110		130		ns
tCHS	Self refresh RAS hold time	- 50		- 50		ns

SELF REFRESH ENTRY & EXIT CONDITIONS

(1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of tns ≤ 16.4ms and tsn ≤ 16.4ms.



(2) In case of burst refresh

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of tns + tsn ≤ 16.4ms.

