

SCES630B-JULY 2005-REVISED AUGUST 2005


### FEATURES

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V<sub>cc</sub> Operation
- Typical t<sub>pd</sub> of 5.1 ns at 5 V
- Typical  $V_{OLP}$  (Output Ground Bounce) <0.8 V at  $V_{CC}$  = 5 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports

	(TO	P VI	EW)	
<u>oe</u> [	1	υ	20	Vcc
1Q [	2		19	] 8Q
1D [	3		18	8D
2D [	4		17	] 7D
2Q [	5		16	] 7Q
3Q [	6		15	] 6Q
3D [	7		14	6D
4D [	8		13	5D
4Q [	9		12	5Q
GND	10		11	LE

DB, DW, NS, OR PW PACKAGE

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



# **DESCRIPTION/ORDERING INFORMATION**

The SN74LV373AT is an octal transparent D-type latch. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Reel of 1000	SN74LV373ATRGYR	VV373	
	SOIC - DW	Tube of 25	SN74LV373ATDW	L \/272AT	
	50IC - DW	Reel of 2500	SN74LV373ATDWR	– LV373AT	
40°C to 125°C	SOP – NS	Reel of 2000	SN74LV373ATNSR	74LV373AT	
–40°C to 125°C	SSOP – DB	Reel of 2000	SN74LV373ATDBR	LV373AT	
		Tube of 70	SN74LV373ATPW		
	TSSOP – PW	Reel of 2000	SN74LV373ATPWR	LV373AT	
		Reel of 250	SN74LV373ATPWT		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN74LV373AT **OCTAL TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES630B-JULY 2005-REVISED AUGUST 2005

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

Texas

STRUMENTS www.ti.com

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

		LATCH)	
	OUTPUT		
OE	LE	D	Q
I	Н	Н	Н
L	Н	L	L
L	L	Х	Q <sub>0</sub>
Н	Х	Х	Z

# FUNCTION TABLE

### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 

SCES630B-JULY 2005-REVISED AUGUST 2005

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in th	e high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through $V_{CC}$ or GND		±35 ±70	mA	
		DB package <sup>(4)</sup>		70	
		DW package <sup>(4)</sup>		58	
$\theta_{JA}$	Package thermal impedance	NS package <sup>(4)</sup>		60	°C/W
		PW package <sup>(4)</sup>		83	
		RGY package <sup>(5)</sup>		-20 $\pm 50$ $\pm 35$ $\pm 70$ 70 58 60 83 37	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2		V
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V		0.8	V
VI	Input voltage		0	5.5	V
V	Output veltage	High or low state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	5.5	v
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 4.5 V to 5.5 V		-16	mA
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 4.5 V to 5.5 V		16	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74LV373AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES630B-JULY 2005-REVISED AUGUST 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = −40°C to 85°C		T <sub>A</sub> = −40°C to 125°C		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	<b>125°C</b> IN MAX		
N/	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V	
V <sub>OH</sub>	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			3.8		3.8		v	
N/	I <sub>OL</sub> = 100 μA	4.5 V		0	0.1		0.1		0.1	V	
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	4.5 V			0.55		0.55		0.55	v	
I <sub>I</sub>	V <sub>I</sub> = 5.5 or GND	0 to 5.5 V			±0.1		±1		±1	μA	
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA	
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		20		20	μA	
$\Delta I_{CC}^{(1)}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			40		50		50	μA	
I <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			0.5		5		5	μA	
Ci	$V_I = V_{CC}$ or GND			4	10		10		10	pF	
Co	$V_0 = V_{CC}$ or GND			7.5						pF	

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

### **Timing Requirements**

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		T <sub>A</sub> = - to 85	40°C 5°C	T <sub>A</sub> = - to 12	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high		6.5		8.5		8.5		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	High or low	1.5		1.5		1.5		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	High or low	3.5		3.5		3.5		ns

# **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т,	ע = 25°	с	T <sub>A</sub> = - to 8		T <sub>A</sub> = - to 12	-40°C 25°C	UNIT
	(INPOT)	(OUTFOT) CAFACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
+	D	Q		2.9	5.1	8.5	1	9.5	1	10	
t <sub>pd</sub>	LE	LE Q C	C = 15  pF	3.5	7.7	12.3	1	13.5	1	14	20
t <sub>en</sub>	OE	Q	C <sub>L</sub> = 15 pF	3.5	6.3	10.9	1	12.5	1	13	ns
t <sub>dis</sub>	OE	Q		1.7	3.3	7.2	1	8.5	1	9	
+	D	Q		4.4	5.9	9.5	1	10.5	1	11	
t <sub>pd</sub>	LE	Q		4.8	8.5	13.3	1	14.5	1	15	
t <sub>en</sub>	OE	Q	C <sub>L</sub> = 50 pF	5	7.1	11.9	1	13.5	1	14	ns
t <sub>dis</sub>	OE	Q		3	8.8	11.2	1	12	1	12.5	
t <sub>sk(o)</sub>								1		1	

# Noise Characteristics<sup>(1)</sup>

 $V_{CC}=5~V,~C_L=50~pF,~T_A=25^\circ C$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	1	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.6	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)I</sub>	High-level dymanic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.


### **Operating Characteristics**

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ 

	PARAME	ER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 10 MHz	15.5	pF

SCES630B-JULY 2005-REVISED AUGUST 2005

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuits and Voltage Waveforms



31-Oct-2013

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV373ATDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATNSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV373AT	Samples
SN74LV373ATNSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV373AT	Samples
SN74LV373ATPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWTE4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples
SN74LV373ATPWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373AT	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





www.ti.com

31-Oct-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV373ATDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV373ATDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV373ATNSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LV373ATPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373ATPWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

12-Aug-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV373ATDBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV373ATDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV373ATNSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV373ATPWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV373ATPWT	TSSOP	PW	20	250	367.0	367.0	38.0

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated