
SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

MARCH 1993

- Space-Saving Package Option: Shrink Small-Outline Package (DB) Features EIAJ 0.65-mm Lead Pitch
- EPIC™ (Enhanced-Performance Implanted CMOS) 2-µm Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline and Thin Shrink Small-Outline Packages

DB, DW, OR PW PACKAGE (TOP VIEW)



description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LV574 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (OE) input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV574 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LV574 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	L	X	Q ₀
н	Х	Χ	z

EPIC is a trademark of Texas Instruments Incorporated.




SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

MARCH 1993

logic symbol†

ŌΕ ΕN > C1 19 1D 1D 1Q 18 2D 2Q 17 3D 5 16 4D 4Q 15 5D 5Q 7 14 6D 8 13 7D 7Q 9 12 8D 8Q

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, Vo (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±35 mA
Continuous current through V _{CC} or GND pins	±70 mA
Maximum power dissipation at T _A = 55°C (in still air): DB package	0.5 W
DW package	
PW package	
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 3)

	·	MIN	NOM	MAX	UNIT
Supply voltage		2.7	3.3	3.6	٧
High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2			
Low-level input voltage	V _{CC} = 2.7 V to 3.6 V			0.8	٧
Input voltage		0		V _{CC}	V
Output voltage		0		V _{CC}	٧
High-level output current				-8	mA
Low-level output current				8	mA
Input transition rise or fall rate		0		100	ns/V
Operating free-air temperature		-40		85	°C
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise or fall rate	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Supply voltage 2.7 High-level input voltage V _{CC} = 2.7 V to 3.6 V 2 Low-level input voltage V _{CC} = 2.7 V to 3.6 V 0 Input voltage 0 0 Output voltage 0 0 High-level output current 0 0 Low-level output current 0 0 Input transition rise or fall rate 0	Supply voltage 2.7 3.3 High-level input voltage V _{CC} = 2.7 V to 3.6 V 2 Low-level input voltage V _{CC} = 2.7 V to 3.6 V 0 Input voltage 0 0 Output voltage 0 0 High-level output current 0 0 Input transition rise or fall rate 0 0	Supply voltage 2.7 3.3 3.6 High-level input voltage V _{CC} = 2.7 V to 3.6 V 2 Low-level input voltage V _{CC} = 2.7 V to 3.6 V 0.8 Input voltage 0 V _{CC} Output voltage 0 V _{CC} High-level output current -8 Low-level output current 8 Input transition rise or fall rate 0 100

NOTE 3: Unused or floating inputs must be held high or low.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

MARCH 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST (CONDITIONS	v _{cc} †	MIN	TYP	MAX	UNIT
V _{IK}	I _I = -18 mA		2.7 V			-1.5	٧
V _{OH}	$I_{OH} = -100 \mu\text{A}$		MIN to MAX	V _{CC} -0.2			v
VOH	I _{OH} = -6 mA		3 V	2.4			
Val	I _{OL} = 100 μA		MIN to MAX			0.2	٧
V _{OL}	I _{OL} = 6 mA		3 V			0.4	
I _I	V _I = V _{CC} or GND		3.6 V			±1	μА
loz	V _O = V _{CC} or GND		3.6 V			±5	μА
Icc	V _I = V _{CC} or GND,	I _O = 0	3.6 V			20	μΑ
Δlcc	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND	One input at V _{CC} – 0.6 V,				500	μΑ
C _i	V _I = V _{CC} or GND		3.3 V		TBD		pF
C _o	V _O = V _{CC} or GND		3.3 V		TBD		рF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

