

CMOS PARALLEL-TO-SERIAL FIFO 2,048 x 9 and 4,096 x 9

IDT72131 IDT72141

FEATURES:

- 35ns parallel port access time, 45ns cycle time
- · 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift™ serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-Port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- · Available in 28-pin plastic DIP
- Industrial temperature range (-40°C to +85°C) is available

DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). These devices can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, $\overline{\text{NR}}$) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. These devices can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost-Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM

Dn-Ds ► EF ► AEF FLAG LOGIC → /HF → FF RAM ARRAY WRITE POINTER NEXT READ POINTER 2048 x 9 4096 x 9 RESET LOGIC SOCE EXPANSION LOGIC SERIAL OUTPUT CIRCUITRY SOX → so Q4 Q6 Q7 Q8

PIN CONFIGURATION



PLASTIC DIP (P28-1, order code: P)
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
Do-D8	Inputs	ı	Data inputs for 9-bit wide data.
RS	Reset	-	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE after power-up. W must be HIGH and SOCP must be LOW during RS cycle.
₩	Write	_	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set- up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	I	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	Ι	To program the Serial Out data word width, connect $\overline{\text{NR}}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{\text{NR}}$ - Q7 programs for a 8-bit Serial Out word width.
FL/RT	First Load/ Retransmit	I	This is a dual purpose input. In the single device configuration (\overline{X} I grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{W} must be high and SOCP must be low before setting $\overline{FL/RT}$ LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ grounded indicates the first activated device.
XI	Expansion In	ı	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SOX	Serial Output Expansion	_	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH.
SO	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
FF	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty. See the description on page 6 for more details.
ĀĒĒ	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
Q4, Q6, Q7 and Q8	Data Set	0	The appropriate Data Set pin (Q4, Q6, Q7 and Q8) is connected to $\overline{\text{NR}}$ to program the Serial Out data word width. For example: Q6 - $\overline{\text{NR}}$ programs a 7-bit word width, Q8 - $\overline{\text{NR}}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

2751 tbl 01

STATUS FLAGS

Number of W	ords in FIFO				
IDT72131	IDT72141	FF	ĀĒF	HF	ĒĒ
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1,024	512-2,048	Н	Н	Н	Н
1,025-1,792	2,049-3,584	Н	Н	L	Н
1,793-2,047	1,793-2,047 3,585-4,095		L	L	Н
2,048	4,096	L	L	L	Н

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE:

2751 tbl 0

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage Commercial	2.0	_	_	٧
VIL ⁽¹⁾	Input Low Voltage		_	0.8	٧
Та	Operating Temperature Commercial	0	_	70	°C

NOTE:

2751 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	рF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

2751 tbl 05

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

		IDT72131 IDT72141 Commercial						
Symbol	Parameter	Min.	Тур.	Max.	Unit			
IIL ⁽¹⁾	Input Leakage Current (Any Input)	– 1	_	1	μА			
lol ⁽²⁾	Output Leakage Current	-10	_	10	μА			
Vон	Output Logic "1" Voltage, IOUT = -8mA	2.4	_	_	V			
Vol	Output Logic "0" Voltage IOUT = 16mA	_	_	0.4	V			
ICC1 ⁽³⁾	Active Power Supply Current	_	90	140	mA			
ICC2 ^(3,4)	Standby Current (W = RS = FL/RT = ViH; SOCP = ViL)	_	8	12	mA			
ICC3 ^(3,4)	Power Down Current	_	_	2	mA			

NOTES:

- 1. Measurements with $0.4 \le V$ IN $\le V$ CC.
- 2. $SOCP \le VIL$, $0.4 \le VOUT \le VCC$.
- 3. Tested with outputs open (IOUT = 0).
- 4. $\overline{\text{RS}} = \overline{\text{FL/RT}} = \overline{\text{W}} = \text{Vcc} 0.2\text{V}; \text{ SOCP} \le 0.2\text{V}; \text{ all other inputs} = \text{Vcc} 0.2\text{V} \text{ or GND} + 0.2\text{V}, \text{ which toggle at 20 MHz.}$

^{1.} Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5.0V \pm 10\%$, TA = $0^{\circ}C$ to $+70^{\circ}C$)

			Comm	ercial		
			131L35 141L35	IDT721 IDT721		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	1 —	22.2	† —	15	MHz
tsocp	Serial-Out Shift Frequency	1 —	50	1 —	40	MHz
PARALL	EL INPUT TIMINGS		1		1	
tDS	Data Set-up Time	18	-	30	l –	ns
tDH	Data Hold Time	0	_	5	_	ns
twc	Write Cycle Time	45	_	65	_	ns
twpw	Write Pulse Width	35	_	50	_	ns
twR	Write Recovery Time	10	_	15	_	ns
tWEF	Write High to EF HIGH	T —	30	T —	45	ns
twff	Write Low to FF LOW	1 —	30	<u> </u>	45	ns
twF	Write Low to Transitioning HF, AEF	T —	45	T —	65	ns
twpf	Write Pulse Width After FF HIGH	35	_	50	_	ns
SERIAL	OUTPUT TIMINGS	•	•	•	•	•
tsonz	SOCP Rising Edge to SO at High-Z(1)	5	16	5	26	ns
tsolz	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	5	22	5	22	ns
tsopd	SOCP Rising Edge to Valid Data on SO	<u> </u>	18	<u> </u>	18	ns
tsox	SOX Set-up Time to SOCP Rising Edge	5	_	5	_	ns
tsocw	Serial In Clock Width HIGH/LOW	8	_	10	_	ns
tsocef	SOCP Rising Edge (Bit 0 - Last Word) to EF LOW	<u> </u>	20	<u> </u>	25	ns
tsocff	SOCP Rising Edge to FF HIGH	1 —	30	<u> </u>	40	ns
tsocf	SOCP Rising Edge to HF, AEF, HIGH	T —	30	<u> </u>	40	ns
trefso	Recovery Time SOCP After EF HIGH	35	<u> </u>	50	_	ns
RESET 1				1	1	
trsc	Reset Cycle Time	45	_	65	l –	ns
trs	Reset Pulse Width	35	_	50	_	ns
trss	Reset Set-up Time	35	<u> </u>	50	_	ns
trsr	Reset Recovery Time	10	_	15	_	ns
tRSF1	Reset to EF and AEF LOW	1 —	45	1 —	65	ns
tRSF2	Reset to HF and FF HIGH		45	T —	65	ns
trsql	Reset to Q LOW	20	_	35		ns
trsqh	Reset to Q HIGH	20	<u> </u>	35	<u> </u>	ns
RETRAN	ISMIT TIMINGS		1	1	1	1
trtc	Retransmit Cycle Time	45	—	65	T —	ns
trt	Retransmit Pulse Width	35	_	50	_	ns
trts	Retransmit Set-up Time	35	_	50	_	ns
trtr	Retransmit Recovery Time	10	_	15	_	ns
	EXPANSION MODE TIMINGS	1	1	1	1	
txoL	Read/Write to XO LOW	_	35	_	50	ns
txoн	Read/Write to XO HIGH	_	35	_	50	ns
txı	XI Pulse Width	35	<u> </u>	50	_	ns
txir	XI Recovery Time	10	<u> </u>	10	_	ns
txis	XI Set-up Time	15	<u> </u>	15	_	ns

NOTE:

^{1.} Guaranteed by design minimum times, not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2751 tbl 08




Figure A. Ouput Load
*Including jig and scope capacitances

FUNCTIONAL DESCRIPTION

Parallel Data Input

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W} signal changes from HIGH-to-LOW and the Full-Flag (\overline{FF}) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ($\overline{\text{EF}}$) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read ($\overline{\text{NR}}$).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the $\overline{\text{NR}}$ input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.





Figure 1. Reset

Figure 2. Write Operation



NOTES:

- 1. This timing applies to the Active Device in Width Expansion Mode.
- 2. This timing applies to Single Device Mode at Empty Boundary (EF = LOW) and the Next Active Device in Width Expansion Mode.

Figure 3. Read Operation






Figure 4. Full Flag from Last Write to First Read



NOTE:

1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



1. SOCP should not be clocked until $\overline{\text{EF}}$ goes HIGH.

Figure 6. Empty Boundary Condition Timing




Figure 7. Full Boundry Condition Timing





Figure 8. Half Full, Almost Full and Almost Empty Timings



NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at tRTC.

Figure 9. Retransmit




Figure 10. Expansion-Out




Figure 11. Expansion-In

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the Q line connected to $\overline{\text{NR}}$ goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Interna	I Status		Outputs	
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

^{1.} Pointer will increment if appropriate flag is HIGH.

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is

connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.




Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data In is tied to Do-8 of FIFO #1 and Do-6 of FIFO #2.

Depth Expansion (Daisy Chain) Mode

The IDT72131/72141 can be easily adapted to applications where the requirements are for greater than 2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/72141. Any depth can be attained by adding additional IDT72131/72141 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE


		Inputs		Interna	al Status	Ou	tputs
Mode	RS	FL	₹Ī	Read Pointer	Write Pointer	ĒĒ	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	X

NOTES:

1. \overline{XI} is connected to \overline{XO} of previous device.


2. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

ORDERING INFORMATION



NOTE: 2751 drw 18

^{1.} Industrial temperature range is available by special order.



PACKAGE DIAGRAM OUTLINES

PLASTIC DIP (Continued)

	REV	DESCRIPTION	DATE	APPRO
•	06	REDRAW TO JEDEC FORMAT	03/15/95	

	DWG #		P24-2		DWG	#	P28-	1	DWC	1	P40-	1	DWG		P48-	1
Ş	JEDEC VARIATION		KON	Z	JEDE	C VARIAT	ION	N	JEDE	C VARIAT	10N	N	JEDE	C VARIAT	10N	N.
5		<u> </u>		P	L	AB		무		AC		₽		AD.		P
L	MIN	NOM	MAX	E	MIN	NOM	MAX	È	MIN	NOM	MAX	É	MIN	NOM	MAX	Ė
A	.160		.185		.160		.185		.160	-	.185		.170	-	.200	
A1	.015	-	.035		.015	-	.035		.015	-	.035		.015	-	.035	
A2	.125	.150	.175		.125	.150	.175		.125	.150	.175		.125	.150	.175	-
D	1.240	1.250	1.260	3,4	1.420	1.440	1.460	3,4	2.050	2.060	2.070	3,4	2.420	2.435	2.450	3,4
Ε	.600	.810	.620	8	.600	.610	.620	8	.600	.610	.620	8	.600	.610	.620	a
E1	.530	.540	.550	3,5	.530	.540	.550	3,5	.530	.540	.550	3,5	.530	.545	.560	3,5
•8	.610	-	.670		.610	-	.670		.610	-	.670	广	.610	-	.670	
eC	.000	-	.040		.000	-	.040		.000	-	.040		.000	-	.040	$\overline{}$
L	.120	.135	.150		.120	.135	.150		.120	.135	.150		.120	.135	.150	
N		24				28				40				48		

NOTES:

1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

 \triangle datums A and A to be determined at datum plane A

△ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE ☐

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .010 PER SIDE

 \triangle dimension e1 does not include interlead flash or protrusions shall not exceed .010 per side

△ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .010 MAXIMUM TOTAL PER LEAD

 \triangle DIMENSION E IS MEASURED ON THE OUTSIDE SURFACE OF THE LEADS AT THE GAGE OF .015 BELOW DATUM PLANE $\begin{bmatrix} -H_- \end{bmatrix}$

9 ALL DIMENSIONS ARE IN INCHES

10 This outline conforms to jedec publication 95 registration MS-011, variation AA, AB, AC & AD

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR 3005 \$30004		Integrated Device Technology, Inc. 2579 Stander Way, Serie Cleve, CA 80034 PHONE: (408) 727-618 FAX: (408) 482-8874 THE 910-338-2070		
APPROVALS	DATE	THE	PD PACKAGE OUTLINE	
44	10/15/55		.600" BODY WIDTH PDIP	
CHECKED			,100° PITCH	
		822	DRAWNG No.	REV
		C	PSC-4003	05
		00 M	OT SCALE ORANING	C2

■ 4825771 0021947 932 ■