

**D40D Series**File Number **2334***T-33-05*

# 1-Ampere Silicon N-P-N Power Transistors


Complementary to the D41D Series

**Features:**

- High free-air power dissipation
- Low collector saturation voltage (0.5V typ. @ 1.0A  $I_C$ )
- Excellent linearity
- Fast switching

The D40D-series of silicon n-p-n power transistors are designed for various specific and general purpose applications, such as: output and driver stages of amplifiers operating at frequencies from DC to greater than 1 MHz; series, shunt and switching regulators; and low and high frequency inverters/converters.

These devices are supplied in the JEDEC TO-202AB plastic package.

**TERMINAL DESIGNATIONS**

92CS-43222

**JEDEC TO-202AB****MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ ) (unless otherwise specified)**

RATING	SYMBOL	D40D1, 2	D40D4, 5	D40D7, 8	UNITS
Collector-Emitter Voltage	$V_{CEO}$	30	45	60	Volts
Collector-Emitter Voltage	$V_{CES}$	45	60	75	Volts
Emitter Base Voltage	$V_{EBO}$	5	5	5	Volts
Collector Current — Continuous	$I_C$	1	1	1	A
Peak <sup>(1)</sup>	$I_{CM}$	1.5	1.5	1.5	
Base Current — Continuous	$I_B$	0.5	0.5	0.5	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ @ $T_C = 25^\circ\text{C}$	$P_D$	1.67 6.25	1.87 6.25	1.67 6.25	Watts
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	75	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	20	20	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: $\frac{1}{8}$ " from Case for 5 Seconds	$T_L$	+260	+260	+260	$^\circ\text{C}$

(1) Pulse Test Pulse Width = 300ms Duty Cycle  $\leq 2\%$ .

ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C) (unless otherwise specified)

CHARACTERISTIC		SYMBOL	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS<sup>(1)</sup></b>						
HARRIS SEMICOND SECTOR T-33-05						
Collector-Emitter Sustaining Voltage (I <sub>C</sub> = 10mA)	D40D1, 2 D40D4, 5 D40D7, 8	V <sub>CEO(sus)</sub>	30 45 60	— — —	— — —	Volts
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> ) (V <sub>CE</sub> = Rated V <sub>CES</sub> )	T <sub>C</sub> = 25°C T <sub>C</sub> = 150°C	I <sub>CES</sub>	— —	— 1.0	0.1 —	μA
Emitter Cutoff Current (V <sub>EB</sub> = 5V)		I <sub>EBO</sub>	—	—	0.1	μA

**SECOND BREAKDOWN**

Second Breakdown with Base Forward Biased	FBSOA	SEE FIGURE 4
---	-------	--------------

**ON CHARACTERISTICS<sup>(1)</sup>**

DC Current Gain (I <sub>C</sub> = 100mA, V <sub>CE</sub> = 2V)	D40D1, 4, 7 D40D2, 5, 8	h <sub>FE</sub>	50 120	— —	150 360	—
(I <sub>C</sub> = 1A, V <sub>CE</sub> = 2V)	D40D1, 4, 7 D40D2 D40D5, 8	h <sub>FE</sub>	10 20 10	— — —	— — —	—
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 500mA, I <sub>B</sub> = 50mA)	D40D1, 2, 4, 5 D40D7, 8	V <sub>CE(sat)</sub>	— —	— —	0.5 1.0	Volts
Base-Emitter Saturation Voltage (I <sub>C</sub> = 500mA, I <sub>B</sub> = 50mA)		V <sub>BE(sat)</sub>	—	—	1.5	Volts

**DYNAMIC CHARACTERISTICS**

Collector Capacitance (V <sub>CB</sub> = 10V, f = 1MHz)		C <sub>CB0</sub>	—	8	—	pF
Current-Gain — Bandwidth Product (I <sub>C</sub> = 20mA, V <sub>CE</sub> = 10V)		f <sub>T</sub>	—	200	—	MHz

**SWITCHING CHARACTERISTICS**

Resistive Load	I <sub>C</sub> = 1A, I <sub>B1</sub> = I <sub>B2</sub> = 0.1A  V <sub>CC</sub> = 30V, t <sub>p</sub> = 25 μsec	t <sub>d</sub> + t <sub>r</sub>	—	25	—	nS
Delay Time + Rise Time						
Storage Time						
Fall Time						

(1) Pulse Test PW = 300ms Duty Cycle ≤ 2%.




FIG. 1





FIG. 2

TYPICAL HFE VS I<sub>C</sub>


2-509

POWER TRANSISTORS


T-33-05



**FIG. 3 TYPICAL SATURATION VOLTAGE CHARACTERISTICS**



**FIG. 4 SAFE REGION OF OPERATION**



**FIG. 5 MAXIMUM TRANSIENT THERMAL IMPEDANCE**