



High Speed PWM Controller

FEATURES

"Bold Type" Denotes improved or new features

- **Improved versions of the UC3823/UC3825 PWMs**
- Compatible with Voltage or Current-Mode Topologies
- Practical Operation at Switching Frequencies to 1MHz
- 50ns Propagation Delay to Output
- **High Current Dual Totem Pole Outputs (2A Peak)**
- **Wide Bandwidth Error Amplifier**
- **Trimmed Oscillator Discharge Current for Accurate Frequency & Dead Time Control**
- Fully Latched Logic with Double Pulse Suppression
- Soft Start Control
- **Pulse by Pulse Current Limiting Comparator**
- **Latched Overcurrent Comparator With Full Cycle Restart**
- **Low StartUp Current — 100 μ A typ.**
- **Under Voltage Lock Out — 16V/10V On & Off ("B" versions)**
- **Outputs Active Low During UVLO**
- **Trimmed Bandgap Reference**
- **Adjustable Blanking For Leading Edge Noise Tolerance**

DESCRIPTION


The UC3823A & B and the UC3825A & B family of PWM control ICs are improved versions of the standard UC3823 & UC3825 family. Performance enhancements have been made to several of the circuit blocks. Error amplifier gain bandwidth product is 12MHz while input offset voltage is 2mV. Current limit threshold is guaranteed to a tolerance of 5%. Oscillator discharge current is specified at 10 mA for accurate dead time control. Frequency accuracy is improved to 6%. Start up supply current, typically 100 μ A, is ideal for off-line applications. The output drivers are redesigned to actively sink current during UVLO at no expense to the start up current specification. In addition each output is capable of 2A peak currents during transitions.

Functional improvements have also been implemented in this family. The UC3825 shutdown comparator is now a high-speed overcurrent comparator with a threshold of 1.2V. The overcurrent comparator sets a latch that ensures full discharge of the soft start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state. In the event of continuous faults, the soft start capacitor is fully charged before discharge to insure that the fault frequency does not exceed the designed soft start period. The UC3825 Clock pin has become Clk/LEB. This pin combines the functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing.

The UC3825A,B has dual alternating outputs and the same pin configuration of the UC3825. The UC3823A,B outputs operate in phase with duty cycles from zero to less than 100%. The pin configuration of the '23A,B is the same as the UC3823 except pin 11 is now an output pin instead of the reference pin to the current limit comparator. "A" version parts have UVLO thresholds identical to the original UC3823/25. The "B" versions have UVLO thresholds of 16 and 10V, intended for ease of use in off-line applications.

Consult Application Note U-128 for detailed technical and applications information. Contact the factory for further packaging and availability information.

Device	UVLO (V)	D(MAX)
UC3823A	9.2/8.4	< 100%
UC3823B	16/10	< 100%
UC3825A	9.2/8.4	< 50%
UC3825B	16/10	< 50%



UC1823A,B/1825A,B
UC2823A,B/2825A,B
UC3823A,B/3825A,B

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Pins 15, 13).....	22V
Output Current, Source or Sink (Pins 11-14)	
DC	0.5A
Pulse (0.5µs)	2.2A
Power Ground (Pin 12)	+/-0.2V
Analog Inputs	
(Pins 1,2,7).....	-0.3V to 7V
(Pin 9, 8)	-0.3V to 6V
Clock Output Current (Pin 4).....	-5mA
Error Amplifier Output Current (Pin 3).....	5mA

Soft Start Sink Current (Pin 8).....	20mA
Oscillator Charging Current (Pin 5).....	-5mA
Power Dissipation at TA=60°C	1W
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10 seconds).....	300°C

Note: All voltages are with respect to ground Pin 10
 Currents are positive into the specified terminal.
 Consult packaging section of Databook for thermal limitations and considerations of package.

CONNECTION DIAGRAMS

<p>TOP VIEW DIL-16 J or N Package; SOIC-16, DW Package</p> <p> INV. 1 N.I. 2 E/A OUT 3 CLK/LEB 4 RT 5 CT 6 RAMP 7 SS 8 16 VREF 15 VCC 14 OUT B 13 Vc 12 PGND 11 OUT A 10 GND 9 I LIM </p>	<p>TOP VIEW PLCC-20, LCC-20 Q&L Packages</p> <p> 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 9 10 11 12 13 </p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2">PACKAGE PIN FUNCTION</th> </tr> <tr> <th>FUNCTION</th> <th>PIN</th> </tr> </thead> <tbody> <tr><td>N/C</td><td>1</td></tr> <tr><td>Inv.</td><td>2</td></tr> <tr><td>N.I.</td><td>3</td></tr> <tr><td>E/A Out</td><td>4</td></tr> <tr><td>Clk/LEB</td><td>5</td></tr> <tr><td>N/C</td><td>6</td></tr> <tr><td>Rt</td><td>7</td></tr> <tr><td>Ct</td><td>8</td></tr> <tr><td>Ramp</td><td>9</td></tr> <tr><td>SS</td><td>10</td></tr> <tr><td>N/C</td><td>11</td></tr> <tr><td>I LIM</td><td>12</td></tr> <tr><td>GND</td><td>13</td></tr> <tr><td>Out A</td><td>14</td></tr> <tr><td>PGND</td><td>15</td></tr> <tr><td>N/C</td><td>16</td></tr> <tr><td>Vc</td><td>17</td></tr> <tr><td>Out B</td><td>18</td></tr> <tr><td>Vcc</td><td>19</td></tr> <tr><td>VREF</td><td>20</td></tr> </tbody> </table>	PACKAGE PIN FUNCTION		FUNCTION	PIN	N/C	1	Inv.	2	N.I.	3	E/A Out	4	Clk/LEB	5	N/C	6	Rt	7	Ct	8	Ramp	9	SS	10	N/C	11	I LIM	12	GND	13	Out A	14	PGND	15	N/C	16	Vc	17	Out B	18	Vcc	19	VREF	20
PACKAGE PIN FUNCTION																																														
FUNCTION	PIN																																													
N/C	1																																													
Inv.	2																																													
N.I.	3																																													
E/A Out	4																																													
Clk/LEB	5																																													
N/C	6																																													
Rt	7																																													
Ct	8																																													
Ramp	9																																													
SS	10																																													
N/C	11																																													
I LIM	12																																													
GND	13																																													
Out A	14																																													
PGND	15																																													
N/C	16																																													
Vc	17																																													
Out B	18																																													
Vcc	19																																													
VREF	20																																													

Electrical Characteristics: Unless otherwise specified, these specifications apply for RT = 3.65k, CT = 1nF, Vcc = 12V, and -55° <TA<125°C for the UC18xxX, -40° <TA<85°C for the UC28xxX, 0° <TA<70°C for the UC38xxX. TJ=TA.

PARAMETER	TEST CONDITION	MIN	TYPE	MAX	UNITS
REFERENCE SECTION					
Output Voltage	TJ = 25°C, Io = 1mA	5.05	5.1	5.15	V
Line Regulation	12<Vcc<20V		2	15	mV
Load Regulation	1<Io<10mA		5	20	mV
Total Output Variation	Line, Load, Temp	5.03		5.17	V
Temperature Stability	TMIN<TA<TMAX, (NOTE 1)		0.2	0.4	mV/°C
Output Noise Voltage	10Hz<f<10kHz, (NOTE 1)		50		µVRMS
Long Term Stability	TJ = 125°C, 1000 hours, (NOTE 1)		5	25	mV
Short Circuit Current	VREF = 0V	30	60	90	mA
OSCILLATOR SECTION					
Initial Accuracy	TJ = 25°C, (NOTE 1)	375	400	425	kHz
Total Variation	Line, Temp, (NOTE 1)	350		450	kHz
Voltage Stability	12<Vcc<20V			1	%
Temperature Stability	TMIN<TA<TMAX, (NOTE 1)		5		%
Initial Accuracy	RT = 6.6k, CT = 220pF, TA = 25°C, (NOTE 1)	0.9	1	1.1	MHz
Total Variation	RT = 6.6k, CT = 220pF, (NOTE 1)	0.85		1.15	MHz

UC1823A,B/1825A,B
UC2823A,B/2825A,B
UC3823A,B/3825A,B

Electrical Characteristics (Continued) Unless otherwise specified, these specifications apply for $R_T = 3.65k$, $C_T = 1nF$, $V_{CC} = 12V$, and $-55^\circ < T_A < 125^\circ C$ for the UC18xxX, $-40^\circ < T_A < 85^\circ C$ for the UC28xxX, $0^\circ < T_A < 70^\circ C$ for the UC38xxX. $T_J = T_A$.

PARAMETER	TEST CONDITION	MIN	TYPE	MAX	UNITS
OSCILLATOR SECTION (CONTINUED)					
Clock Out High		3.7	4		V
Clock Out Low			0	0.2	V
Ramp Peak		2.6	2.8	3	V
Ramp Valley		0.7	1	1.25	V
Ramp Valley to Peak		1.6	1.8	2	V
Osc Discharge Current	$R_T = \text{open}, V(C_T) = 2V$	9	10	11	mA
ERROR AMPLIFIER SECTION					
Input Offset Voltage			2	10	mV
Input Bias Current			0.6	3	μA
Input Offset Current			0.1	1	μA
Open Loop Gain	$1 < V_O < 4V$	60	95		dB
CMRR	$1.5 < V_{CM} < 5.5V$	75	95		dB
PSRR	$12 < V_{CC} < 20V$	85	110		dB
Output Sink Current	$V_{pin3} = 1V$	1	2.5		mA
Output Source Current	$V_{pin3} = 4V$	-0.5	-1.3		mA
Output High Voltage	$I_{pin3} = -0.5mA$	4.5	4.7	5	V
Output Low Voltage	$I_{pin3} = 1mA$	0	0.5	1	V
Gain Bandwidth Product	$F = 200KHz$	6	12		MHz
Slew Rate	(Note 1)	6	9		V/ μs
PWM COMPARATOR SECTION					
Pin 7 Bias current	$V_{pin7} = 0V$		-1	-8	μA
Minimum Duty Cycle				0	%
Maximum Duty Cycle		85			%
Leading Edge Blanking	$R = 2k, C = 470pF$	300	375	450	ns
LEB Resistor	$V_{pin4} = 3V$	8.5	10	11.5	kohm
Pin 3 Zero D.C. Threshold	$V_{pin7} = 0V$	1.1	1.25	1.4	V
Delay to Output *	$V_{pin3} = 2.1V, V_{pin7} = 0$ to 2V step, (Note 1)		50	80	ns
CURRENT LIMIT / START SEQUENCE / FAULT SECTION					
Soft Start Charge Current	$V_{pin8} = 2.5V$	8	14	20	μA
Full Soft Start Threshold		4.3	5		V
Restart Discharge Current	$V_{pin8} = 2.5V$	100	250	350	μA
Restart Threshold			0.3	0.5	V
Pin 9 Bias Current	$0 < V_{pin9} < 2V$			15	μA
Current Limit Threshold		0.95	1	1.05	V
Over Current Threshold		1.14	1.2	1.26	V
I LIM Delay to Output	$V_{pin9} = 0$ to 2V step, (Note 1)		50	80	ns
OUTPUT SECTION					
Output Low Saturation	$I_{OUT} = 20mA$		0.25	0.4	V
	$I_{OUT} = 200mA$		1.2	2.2	V
Output High Saturation	$I_{OUT} = 20mA$		1.9	2.9	V
	$I_{OUT} = 200mA$		2	3	V
UVLO Output Low Saturation	$I_O = 20mA$		0.8	1.2	V
Rise/Fall Time	$C_L = 1nF$, (Note 1)		20	45	ns

Electrical Characteristics (Continued): Unless otherwise specified, these specifications apply for $R_T = 3.65k$, $C_T = 1nF$, $V_{CC} = 12V$, and $-55^\circ < T_A < 125^\circ C$ for the UC18xxX, $-40^\circ < T_A < 85^\circ C$ for the UC28xxX, $0^\circ < T_A < 70^\circ C$ for the UC38xxX. $T_J = T_A$.

PARAMETER	TEST CONDITIONS	MIN	TYPE	MAX	UNITS
UNDER VOLTAGE LOCKOUT					
Start Threshold	UCX823B and X825B only		16	17	V
Stop Threshold	UCX823B and X825B only	9	10		V
UVLO Hysteresis	UCX823B and X825B only	5	6	7	V
Start Threshold	UCX823A and X825A only	8.4	9.2	9.6	V
UVLO Hysteresis	UCX823A and X825A only	0.4	0.8	1.2	V
SUPPLY CURRENT					
Start Up Current	$V_C = V_{CC} = V_{TH}(\text{start}) - 0.5V$		100	300	μA
I _{cc}			28	36	mA

Note 1: This parameter is guaranteed by design but not 100% tested in production.

APPLICATIONS INFORMATION

OSCILLATOR


The 3823A,B/3825A,B oscillator is a saw tooth. The rising edge is governed by a current controlled by the R_T pin and value of capacitance at the C_T pin. The falling edge of the sawtooth sets dead time for the outputs. Selection of R_T should be done first, based on desired maximum duty cycle. C_T can then be chosen based on desired frequency, R_T , and $DMAX$. The design Equations are:

$$R_T = \frac{3V}{(10mA)(1 - DMAX)}$$


$$C_T = \frac{(1.6 \cdot DMAX)}{(R_T \cdot F)}$$

Recommended values for R_T range from 1K to 100K. Control of $DMAX$ less than 70% is not recommended.


OSCILLATOR



OSC. FREQ vs R_T & C_T CURVE



MAX. DUTY CYCLE vs R_T CURVE



APPLICATIONS INFORMATION (Continued)

LEADING EDGE BLANKING

The UC3823A,B/3825A,B performs fixed frequency pulse width modulation control. The '23A,B outputs operate together at the switching frequency and can vary from 0 to some value less than 100%. The '25A,B outputs are alternately controlled. During every other cycle, one output will be off. Each output then, switches at one-half the oscillator frequency, varying in duty cycle from 0 to less than 50%.

To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. On the falling edge of the clock, the appropriate output(s) is driven high. The end of the pulse is controlled by the PWM comparator, current limit comparator, or the overcurrent comparator.


Normally the PWM comparator will sense a ramp crossing a control voltage (error amp output) and terminate the pulse. Leading edge blanking (LEB) causes the PWM comparator to be ignored for a fixed amount of time after the start of the pulse. This allows noise inherent with switched mode power conversion to be rejected. The PWM ramp input may not require any filtering as result of leading edge blanking.

To program a Leading Edge Blanking period, connect a capacitor, C, to Clk/LEB. The discharge time set by C and the internal 10k resistor will determine the blanked interval. The 10k resistor has a 10% tolerance. For more accuracy, an external 2k 1% resistor, R, can be added, resulting in an equivalent resistance of 1.66k with a tolerance of 2.4%. The design equation is:

$$t_{LEB} = 0.5 \cdot (R \parallel 10k) \cdot C.$$

Values of R less than 2k should not be used.

LEB OPERATIONAL WAVEFORMS



Leading edge blanking is also applied to the current limit comparator. After LEB, if the I_{LIM} pin exceeds the one volt threshold, the pulse is terminated. The over current comparator, however, is not blanked. It will catch catastrophic over current faults without a blanking delay. Any time the I_{LIM} pin exceeds 1.2V, the fault latch will be set and the outputs driven low. For this reason, some noise filtering may be required on the I_{LIM} pin.


UVLO, SOFT START AND FAULT MANAGEMENT

Soft start is programmed by a capacitor on the SS pin. At power up, the SS pin is discharged. When the SS pin is low, the error amp output is also forced low. As the internal 9uA source charges the SS pin, the error amp output follows until closed loop regulation takes over.

Anytime that the I_{LIM} pin exceeds 1.2V, the fault latch will be set and the output pins will be driven low. The soft start cap is then discharged by a 250uA current sink. No more output pulses are allowed until soft start is fully discharged, and the I_{LIM} pin is below 1.2V. At this point the fault latch will be reset and the chip will execute a soft start.

Should the fault latch be set during soft start, the outputs will be immediately terminated, but the soft start cap will not be discharged until it has been fully charged. This results in a controlled hiccup interval for continuous fault conditions.

SOFT START AND FAULT WAVEFORMS




APPLICATIONS INFORMATION (Continued)


ACTIVE LOW OUTPUTS DURING UVLO

The UVLO function forces the outputs to be low and considers both V_{cc} and V_{ref} before allowing the chip to operate.

OUTPUT V & I DURING UVLO




SIMPLIFIED SCHEMATIC




SYNCHRONIZATION

The oscillator can be synchronized by an external pulse inserted in series with the timing capacitor. Program the free running frequency of the oscillator to be 10 to 15% slower than the desired synchronous frequency. The pulse width should be greater than 10ns and less than half the discharge time of the oscillator. The rising edge of the Clk/LEB pin can be used to generate a synchronizing pulse for other chips. Note that, the Clk/LEB pin will no longer accept an incoming synchronizing signal.


OPERATIONAL WAVEFORMS



GENERAL OSCILLATOR SYNCHRONIZATION




TWO UNITS




APPLICATIONS INFORMATION (Continued)

PWM APPLICATIONS

CURRENT MODE



VOLTAGE MODE




HIGH CURRENT OUTPUTS

Each totem pole output of the UC3823A,B and UC3825A,B can deliver a 2 amp peak current into a capacitive load. The output can slew a 1000pF capacitor 15 volts in approximately 20 nanoseconds. Separate collector supply (V_C) and power ground (PGND) pins help decouple the ICs analog circuitry from the high power gate drive noise. The use of 3 Amp SCHOTTKY diodes (1N5120, USD245 or equivalent) as shown in the figure from each output to both V_C and PGND are recommended. The diodes clamp the output swing to the supply rails, necessary with any type of inductive/capacitive load, typical of a MOSFET gate. SCHOTTKY diodes must be used because a low forward voltage drop is required. DO NOT USE standard silicon diodes.

Although a "single ended" device, two output drivers are available on the UC3823A,B devices. These can be "paralleled" by the use of a one-half ohm (noninductive) resistor connected in series with each output for a combined peak current of 4 amps.


POWER MOSFET DRIVE CIRCUIT



GROUND PLANES


Each output driver of these devices is capable of 2A peak currents. Careful layout is essential for correct operation of the chip. A ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents associated with the output stages. This point is the power ground to which the PGND pin is connected. Power ground can be separated from the rest of the ground plane and connected at a single point, although this is not strictly necessary if the high di/dt paths are well understood and accounted for. V_{CC} should be bypassed directly to power ground with a good high frequency capacitor. The sources of the power MOSFET should connect to power ground as should the return connection for input power to the system and the bulk input capacitor. The output should be clamped with a high current Schottky diode to both V_{CC} and PGND. Nothing else should be connected to power ground.

V_{REF} should be bypassed directly to the signal portion of the ground plane with a good high frequency capacitor. Low ESR/ESL ceramic 1uF capacitors are recommended for both V_{CC} and V_{REF} . All analog circuitry should likewise be bypassed to the signal ground plane.



APPLICATIONS INFORMATION (Continued)

OPEN LOOP TEST CIRCUIT



This test fixture is useful for exercising many of the UC3823A,B, UC3825A,B functions and measuring their specifications.

As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.

Power Supply Circuits