

Advance Information 8-BIT ADDRESSABLE LATCH

DESCRIPTION— The MC64F/74F259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the \$334 and \$31.34 8-bit addressable latch.


- Serial-to-Parallel Conversion
- · Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- · Autive High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear


FUNCTIONAL DESCRIPTION — The MC54F/74F259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC54F/74F259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the MC54F/74F259.

MC54F/74F259

8-BIT ADDRESSABLE LATCH FAST™ SCHOTTKY TTL






GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	٧
	0	54	- 55	25	125	°C
TA	Operating Ambient Temperature Range	74	ō	25	70	
Юн	Output Current — High	54, 74			-1.0	mA
OL	Output Current — Low	54, 74			20	mA

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT TABLE

Ē	MR	Mode
L	н	Addressable Latch
н	Н	Memory
L	L	Active HIGH 8-Channel Demultiplexer
н	L	Clear

H = HIGH Voltage Level

MODE SELECT-FUNCTION TABLE

Operating			Inp	uts										
Mode	MR	E	D	Ao	Αį	A ₂	O.O	Q ₁	Q2	Q3	04	05	Ge.	Q7
Master Reset	L	Н	Х	х	Х	Х	L	L	L	L	Ĺ	L	L	L
	L	L	d	L	L	L	Q=d	L.	Ļ	Ĺ	Ł	L	L	L
Demultiplex	L	L	đ	H	L	L	L	G = q	Ł	L	L	L	L	L
(Active HIGH	L	L	d	L	Н	L	L	L	Q = d	L	Ł	L	L	L
Decoder when		•	٠	•		•		•	•	•	-	•	•	•
D=H)			٠	•	•	•		•		•	•	•		
D= NJ	١.	•	•		٠			•			•			
	L	L	d	н	Н	н	L	L	L	L	L	L	L	Q = d
Store (Do Nothing)	н	н	х	X	x	х	90	q ₁	q 2	q 3	94	q 5	96	97
	Н	L	ď	L	L	L	Q≃d	91	q 2	Q3	94	95	98	97
	H	L	ď	Н	L	L	90	Q = d	q 2	93	94	95	96	97
Addressable	Н	L	ď	L	Н	L.	qo	91	Q = d	q3	94	95	96	97
	٠ ا	•		٠		٠		•	•				·	•
Latch				٠		•		•	•		•	•		
		•	•	•				•				•		
	н	L	d	Н	Н	Н	90	91	q ₂	qз	94	q 5	96	Q = d

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINUTC	TEST CONDITIONS		
STIVIDUL			MIN	TYP	MAX	UNITS			
ViH	Input HIGH Voltage	2.0	-		V	Guaranteed Input	t HIGH Voltage		
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage			
VIK	Input Clamp Diode Volta			-1.2	V	V _{CC} = MIN, IIN	≃ -18 mA		
Vон	Output HIGH Voltage	54, 74	2.5			V	IOL = -1.0 mA	VCC = MIN	
		74	2.7			V	IOL = -1.0 mA	VCC = 4.75 V	
VOL	Output LOW Voltage			0.5	V	IOL = 20 mA	VCC = MIN		
lu e	Input HIGH Current				20	μΑ	VCC = MAX, VIN	= 2.7 V	
IH .	input mon current			0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V		
İIL	Input LOW Current				- 0.6	mA	VCC = MAX, VIN	= 0.5 V	
los	Output Short Circuit Current (Note 2)		- 60		- 150	mA	V _{CC} = MAX, V _O	UT = 0 V	
lcc	Power Supply Current Total, Output HIGH			2.8	mA	V _{CC} = MAX, V _{IN}	ı = GND		
	Total, Output LOW			10.2	mA	VCC = MAX, VIN	= Open		

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

L = LOW Voltage Level

AC CHARACTERISTICS

SYMBOL		54	74F	5	4F	74	UNITS	
	PARAMETER	TA = VCC = CL =	+ 25°C + 5.0 V 50 pF	VCC = 5.	5 to +125°C 0 V ± 10% 50 pF	TA = 0 t VCC = 5.6 CL =		
		MIN	MAX	MIN	MAX	MIN	MAX	1
tPLH tPHL	Propagation Delay E to Qn	4.0 3.0	10.5 7.0	4.0 3.0	13 8.5	4.0 3.0	12 7.0	ns
^t PLH ^t PHL	Propagation Delay D _n to Q _n	3.5 3.0	9.0 6.5	3.5 2.5	11.5 8.5	3.5 2.5	10 7.0	ns
[†] PLH [†] PHL	Propagation Delay An to Qn	3.5 4.0	13 9.0	3.5 4.0	15.5 11	3.5 4.0	14.5 9.5	ns
tPHL	Propagation Delay MR to Qn	5.0	9.0	4.5	11.5	4.5	10	ns

AC OPERATING REQUIREMENTS

SYMBOL		54/	74F	54	4F	74F T _A = 0 to +70°C V _{CC} = 5.0 V ± 10%		UNITS
	PARAMETER	T _A =	+ 25°C + 5.0 V	T _A = -55 V _{CC} = 5.0	to +125°C 0 V ± 10%			
		MIN	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup Time, HIGH or LOW Dn to E	4.0 4.0		5.0 5.0		4.0 4.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW Dn to E	2.0 2.0		2.0 2.0		2.0 2.0		ns
t _S (H) t _S (L)	Setup Time, HIGH or LOW A to E(a)	4.0 4.0	· ·	4.0 4.0		4.0 4.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW A to E(b)	0		0		0		ns
tw	E Pulse Width	4.0		4.0		4.0		ns
tW	MR Pulse Width	4.0		4.0		4.0		ns


a. The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is

יטו ane cut

addressed and the other latches are not affected.

b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

AC TEST CONDITIONS



AC WAVEFORMS

