

FAST CMOS OCTAL TRANSCEIVER/ REGISTER (3-STATE)

IDT74FCT2646AT/CT

FEATURES:

- A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V(typ.)
- Resistor outputs (-15mA IOH, 12mA IOL)
- · Meets or exceeds JEDEC standard 18 specifications
- Reduced system switching noise
- · Power off disable outputs permit "live insertion"
- · Available in TSSOP package

DESCRIPTION:


The FCT2646T consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The FCT2646T utilizes the enable control (\overline{G}) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

The FCT2646T have balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. FCT2646T parts are plug-in replacements for FCT646T parts.

FUNCTIONAL BLOCK DIAGRAM



TO SEVEN OTHER CHANNELS


The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE

AUGUST 2000

IDT74FCT2646AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER(3-STATE)

INDUSTRIAL TEMPERATURE RANGE

PINCONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

2. Inputs and Vcc terminals only.

3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description	
A1 - A8	Data Register A Inputs	
	Data Register B Output	
B1 - B8	Data Register B Inputs	
	Data Register A Output	
СРАВ, СРВА	Clock Pulse Inputs	
SAB, SBA	Output Data Source Select Inputs	
DIR, G	Output Enable Inputs	

FUNCTION TABLE⁽¹⁾

	Inputs Data I/O ⁽²⁾							
G	DIR	CPAB	CPBA	SAB	SBA	A1 - A8	B1 - B8	Operation
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation
Н	Х	Ŷ	↑	Х	Х			Store A and B Data
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Stored B Data to A Bus
L	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
L	Н	H or L	Х	Н	Х			Stored A Data to B Bus

NOTES:

1. H = HIGH

L = LOW

X = Don't Care

 \uparrow = LOW-to-HIGH transition.

Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

2. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = $5.0V \pm 5\%$

Symbol	Parameter	Te	st Conditions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH	Level	2	_	_	V
Vil	Input LOW Level	Guaranteed Logic LOW L	evel		_	0.8	V
Іін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V		_	±1	μA
lil	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	—	±1	μA
Іоzн	High Impedance Output Current	Vcc = Max Vo = 2.7V		-	—	±1	μA
Iozl	(3-State output pins) ⁽⁴⁾	Vo = 0.5V		-	—	±1	
li	Input HIGH Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)			_	±1	μA
Vik	Clamp Diode Voltage	Vcc = Min, IIN = -18mA		—	-0.7	-1.2	V
Vн	Input Hysteresis	-		-	200	_	mV
lcc	Quiescent Power Supply Current	Vcc = Max., VIN = GND	or Vcc	-	0.01	1	μA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Unit
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = $1.5V^{(3)}$			48	_	mA
Iodh	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT =	-16	-48	—	mA	
Vон	Output HIGH Voltage	Vcc = Min	Iон = –15mA	2.4	3.3	_	V
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min	Iol = 12mA	—	0.3	0.5	V
		VIN = VIH or VIL					

NOTES:


1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.


3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. The test limit for this parameter is $\pm 5\mu A$ at TA = $-55^\circ C.$


IDT74FCT2646AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER(3-STATE)




Real-Time Transfer Bus B to A



Real-Time Transfer Bus A to B





Transfer Stored Data to A and/or B



1. Cannot transfer data to A bus and B bus simultaneously.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditi	ons ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open G = DIR = GND One Input Toggling 50% Duty Cycle	Vin = Vcc Vin = GND	_	0.06	0.12	mA/ MHz
IC	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	0.6	2.2	mA
		G = DIR = GND One Bit Toggling at fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	1.1	4.2	
		Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	1.5	4(5)	
		G = DIR = GND Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	3.8	13(5)	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of Δ Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2+ fiNi)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Output Frequency

Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT2646AT		FCT2	646CT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	2	6.3	1.5	5.4	ns
t PHL	Bus to Bus	$RL = 500\Omega$					
t PZH	Output Enable Time, G		2	9.8	1.5	7.8	ns
tPZL	DIR to Bus						
tPHZ	Output Disable Time, G		2	6.3	1.5	6.3	ns
tPLZ	DIR to Bus						
t PLH	Propagation Delay		2	6.3	1.5	5.7	ns
t PHL	Clock to Bus						
t PLH	Propagation Delay		2	7.7	1.5	6.2	ns
t PHL	SBA or SAB to Bus						
tsu	Set-up Time, HIGH or LOW		2	—	2	—	ns
	Bus to Clock						
tH	Hold Time, HIGH or LOW		1.5	—	1.5	—	ns
	Bus to Clock						
tw	Clock Pulse Width		5	_	5	_	ns
	HIGH or LOW						

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


IDT74FCT2646AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER(3-STATE)

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS







⊢tsu

tsu

Set-Up, Hold, and Release Times

tPLH

tPLH

Propagation Delay

tREM

тн

tPHL

tPHL

INPUT

TIMING

ASYNCHRONOUS CONTROL

SYNCHRONOUS CONTROL

CLOCK ENABLE

PRESET

CLEAR

PRESET

ETC.

CLEAR 4

ETC.

SAME PHASE

OUTPUT

INPUT TRANSITION

OPPOSITE PHASE

INPUT TRANSITION

INPUT

SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

1.5V 0V

зv

1.5V 0V

3V 1.5V 0V

ЗV

Octal Link

ЗV

0V

1.5V

νон

1.5V

Vol

ЗV


0V

Octal Link

1.5V


1.5V 0V CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width

Octal Link




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* logichelp@idt.com