

AP9B112/AP9B112L

3.3V, 128K x 8 Very High-Speed, Low-Power, CMOS Static RAM with Optional 2V Data Retention

Features

- Fast access times: 8 and 10 ns
- Fast output enable (t_{DOE}) for cache applications
- Drives a 50 pF load vs. 30 pF industry-standard load
- 2V/100 μA data retention ("L" version)
- Low active power: 270 mW (Max.) at 10 ns
- Low standby current: 7.2 mW (Max.)
- Fully static operation, no clock or refresh required
- · TTL and CMOS-compatible inputs and outputs
- Single 3.0 V to 3.6 V power supply
- Packaged in industry-standard 32-Pin 300-Mil and 400-Mil SOJ and TSOP (Type I)

Functional Description


The Aptos AP9B112/AP9B112L is a high-speed, low-power, 128K x 8 CMOS static RAM. It is fabricated using

Aptos' high-performance, 0.35μ , CMOS process technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns (Max.)

When Chip Enable (\overline{CE}_1) is HIGH, or CE_2 is LOW, the device assumes a standby mode at which the power dissipation can be reduced down to 7.2 mW (Max.) at CMOS input levels. At $2V\ V_{CC}$, power is reduced to 0.2 mW (Max.) ("L" version).

Easy memory expansion is provided by using asserted LOW \overline{CE}_1 , asserted HIGH CE_2 , and asserted LOW Output Enable inputs (\overline{OE}) . The asserted LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The AP9B112/AP9B112L is pin-compatible with other 3.3V 128K x 8 SRAMs in the SOJ, and TSOP package.



Selection Guide

	AP9B112/L-8	AP9B112/L-10
Maximum Access Time (ns)	8	10
Maximum Operating Current (mA)	85	75
Maximum Standby Current (mA)	2	2



AP9B112/AP9B112L

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature....-65°C to +150°C

Ambient Temperature

with Power Applied.....-55°C to +125°C


V _{CC} Supply Relative to GND	-0.5 V to +7.0 V
Voltage on Any Pin Relative to GND0.5	V to V _{CC} +0.5 V
Short Circuit Output Current ¹	±20 mA
Power Dissipation	1.0 W

Electrical Characteristics Over the Operating Range (0° C \leq $T_{A} \leq$ 70° C, $V_{CC} = 3.0$ V Min. to 3.6 V Max.)

			9B112/L-8		9B11		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
I_{CC1}	Dynamic Operating Current ²	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$ $\overline{CE}_1 = V_{IL} \text{ and } CE_2 = V_{IH}, f = fmax$		85		75	mA
I_{CC2}	Operating Current ²	$\begin{aligned} & V_{\text{CC}} = \text{Max., } I_{\text{OUT}} = 0 \text{ mA,} \\ & \overline{\text{CE}}_1 = V_{\text{IL}} \text{ and } \text{CE}_2 = V_{\text{IH}}, f = 0 \end{aligned}$		50		50	mA
I_{SB1}	TTL Standby Current -TTL Inputs	$V_{CC} = Max., V_{IN} = V_{IH} \text{ or } V_{IL},$ $\overline{CE}_1 \ge V_{IH} \text{ or } CE_2 = V_{IL}, f = fmax$		25		20	mA
I_{SB2}	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max., \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V},$ or $CE_2 \le 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{V}$ or $V_{IN} \le 0.2 \text{ V}, f = 0$		2		2	mA
I_{LI}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-1	1	-1	1	μA
I_{LO}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, Output Disabled	-1	1	-1	1	μA
V _{OH}	Output High Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = - 4.0 mA	2.4		2.4		V
V_{OL}	Output Low Voltage	$V_{\rm CC}$ = Min., $I_{\rm OL}$ = 8.0 mA		0.4		0.4	V
V_{IH}	Input High Voltage ³		2.0	V _{CC} +0.3	2.0	V _{CC} +0.3	V
V_{IL}	Input Low Voltage ³		-0.3	0.8	-0.3	0.8	V

Data Retention Characteristics ("L" Version)

Symbol	Description	Test Conditions ⁴	Min.	Max.	Unit
V_{DR}	V _{CC} for Data Retention	$\underline{V_{CC}} = V_{DR} = 2.0V,$	2.0		V
I _{CCDR}	Data Retention Current	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}}$ -0.2V or $\text{CE}_2 \le 0.2\text{V}$,		100	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC}$ -0.2V or $V_{\rm IN} \le 0.2$ V	0		ns
t _R	Operation Recovery Time		t _{RC}		ns



Notes:


- 1. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. $I_{\rm CC}$ is dependent upon output loading and cycle rates. Specified values are with outputs open.
- 3. V_{IL} undershoot = -1.0V where t=t_{RC}/4 per cycle. V_{IH} overshoot
- = V_{CC} +1.0V where t=t_{RC}/4 per cycle.
- 4. No input may exceed V_{CC} +0.3 V (DC).
- 5. Tested initially and after any design or process changes that may effect these parameters.



AP9B112/AP9B112L

Capacitance 5

Symbol	Description	Max.	Unit
C _{IN}	Input Capacitance	5	pF
C _{IO}	I/O Capacitance	5	pF





AP9B112/AP9B112L

Switching Characteristics Over the Operating Range 6, 7

			9B112/L-8		9B112/L-10	
Parameter	•				Max.	Unit
Read Cycle ⁸			•		•	
$t_{ m RC}$	Read Cycle Time	8		10		ns
t _{AA}	Address Access Time		8		10	ns
t _{OHA}	Output Hold Time	3		3		ns
t _{ACE1} , t _{ACE2}	$\overline{\text{CE}}_1$, CE_2 Access Time		8		10	ns
$t_{ m DOE}$	OE Access Time		3		4	ns
t _{LZOE} 9	OE to Low-Z Output	0		0		ns
t _{HZOE} 9	OE to High-Z Output		3		4	ns
t _{LZCE1} , t _{LZCE2} 9	$\overline{\text{CE}}_1$, CE_2 to Low-Z Output	3		3		ns
t _{HZCE1} , t _{HZCE2} 9	$\overline{\text{CE}}_1$, CE_2 to High-Z Output		3		4	ns
$t_{ m PU}$	$\overline{\text{CE}}_1$, CE_2 to Power Up	0		0		ns
t_{PD}	$\overline{\text{CE}}_1$, CE_2 to Power Down		8		10	ns
Write Cycle ¹⁰						•
$t_{ m WC}$	Write Cycle Time	8		10		ns
$t_{\rm SCE1}, t_{\rm SCE2}$	$\overline{\text{CE}}_1$, CE_2 to Write End	7		8		ns
t_{AW}	Address Set-up Time to Write End	7		8		ns
t_{HA}	Address Hold to Write End	0		0		ns
t_{SA}	Address Set-up Time to Write Start	0		0		ns
t _{PWE1} 11	WE Pulse Width (OE =HIGH)	7		8		ns
t _{PWE2}	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ =LOW) 8			10		ns
t_{SD}	Data Set-up to Write End 5		6		ns	
$t_{ m HD}$	Data Hold from Write End	0	0			ns
t _{HZWE} 9	WE LOW to High-Z Output		3		5	ns
t _{LZWE} 9	WE HIGH to Low-Z Output	2		2		ns

Notes:

- 6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading specified in AC Test Loads and Waveforms Figure (a) unless otherwise noted.
- 7. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.
- 8. WE is HIGH for a Read Cycle.
- 9. Tested with the load in AC Test Loads and Waveforms Figure (b). Transition is measured ± 500 mV from steady state voltage.
- 10. The internal write time is defined by the overlap of \overline{CE} LOW,
- CE₂ HIGH and WE LOW. All signals must be in valid states to ini-

tiate a Write, but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing is referenced to the rising or falling edge of the signal that terminates the write.

- 11. Tested with \overline{OE} HIGH for a minimum of 4 ns before \overline{WE} = LOW to place I/O in High-Z state.
- 12. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, $CE_2 = V_{IH}$.
- 13. Address is valid prior to, or coincident with, $\overline{\text{CE}}$ LOW transitions.
- 14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .





Pin Descriptions

A₀ - A₁₆: Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

CE₁: Chip Enable 1 Input

 $\overline{\text{CE}}_1$ is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable 1 is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the High-Z state when the device is deselected.

CE₂: Chip Enable 2 Input

 ${\rm CE_2}$ is asserted HIGH. The Chip Enable 2 is asserted HIGH to read from or write to the device. If ${\rm CE_2}$ is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the High-Z state when the device is deselected.

OE: Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while \overline{CE}_1 is asserted (LOW), CE_2 is asserted (HIGH) and \overline{WE} is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the High-Z state when \overline{OE} is deasserted.

WE: Write Enable Input


The Write Enable input is asserted LOW and controls read and write operations. When \overline{CE}_1 and \overline{WE} are both asserted (LOW) and CE_2 is asserted (HIGH) input data present on the I/O pins will be written into the selected memory location.

I/O₀ - I/O₇: Common Input/Output Pins


GND: Ground

Switching Waveforms

Read Cycle No. 1 (\overline{CE}_1 = LOW, \overline{CE}_2 = HIGH, \overline{OE} = LOW, \overline{WE} = HIGH) ^{8, 12}



9B112-8



9B112-9

9B112-10


9B112-11

9B112-12


PRELIMINARY

Switching Waveforms (continued)


Write Cycle No.1 (\overline{CE}_1 , or \overline{CE}_2 controlled, \overline{OE} is HIGH or LOW: \overline{CE}_1 or \overline{CE}_2 Terminates Write) ¹⁰



Write Cycle No.2 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ is HIGH, $\overline{\text{CE}}_1$ is LOW, and CE₂ is HIGH: $\overline{\text{WE}}$ Terminates Write) ¹⁰



Write Cycle No.3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ is LOW, CE₂ is HIGH, $\overline{\text{CE}}_1$ is LOW: $\overline{\text{WE}}$ Terminates Write) ¹⁰



6



AP9B112/AP9B112L

Truth Table

Mode	WE	$\overline{\text{CE}}_1$	CE ₂	OE	I/O	I_{CC}
Standby	X	H	X	X	High-Z	I_{SB1}, I_{SB2}
Standby	X	X	L	X	High-Z	I_{SB1}, I_{SB2}
Selected/Output Disabled	Н	L	Н	Н	High-Z	I_{CC1}, I_{CC2}
Read	Н	L	Н	L	$D_{ m OUT}$	I_{CC1}, I_{CC2}
Write	L	L	Н	X	$\mathrm{D_{IN}}$	I_{CC1}, I_{CC2}

Ordering Information Standard - AP9B112

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B112-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B112-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
	AP9B112-8TC	T32.2	32-Pin Thin Small Outline Package	Commercial
10	AP9B112-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B112-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
	AP9B112-10TC	T32.2	32-Pin Thin Small Outline Package	


With Optional 2V Data Retention - AP9B112L

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B112L-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B112L-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
	AP9B112L-8TC	T32.2	32-Pin Thin Small Outline Package	Commercial
10	AP9B112L-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B112L-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
	AP9B112L-10TC	T32.2	32-Pin Thin Small Outline Package	


Document # DS-00076-Rev *

Package Diagrams


V32.1 - 32-Pin (400-Mil) Small Outline J-Bend (SOJ)



V32.2 - 32-Pin (300-Mil) Small Outline J-Bend (SOJ)



T32.2 - 32-Pin Thin Small Outline Package (TSOP)



[©] Aptos Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Aptos assumes no responsibility for the use of any circuitry other than circuitry embodied in an Aptos Semiconductor product. Nor does it convey or imply any license under patent or other rights. Aptos Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Aptos Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Aptos Semiconductor against all damages.