UT54ACS74/UT54ACTS74

Radiation-Hardened
Dual D Flip-Flops with Clear & Preset

FEATURES

- 1.2μ radiation-hardened CMOS (ACS74) and 0.6μm CRH CMOS process (ACTS74)
  - Latchup immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
  - 14-pin DIP (not available for the ACTS74)
  - 14-lead flatpack

DESCRIPTION

The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The devices are characterized over full military temperature range of -55°C to +125°C.

FUNCTION TABLE

| INPUTS				OUTPUT	
$\overline{PRE}$	$\overline{CLR}$	CLK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [1]	H [1]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_o	$\overline{Q}_o$

Note:
1. The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} maximum. In addition, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

PINOUTS

14-Pin DIP
Top View

$\overline{CLR1}$	1	14	V_{DD}
D1	2	13	$\overline{CLR2}$
CLK1	3	12	D2
$\overline{PRE1}$	4	11	CLK2
Q1	5	10	$\overline{PRE2}$
$\overline{Q1}$	6	9	Q2
V_{SS}	7	8	$\overline{Q2}$

14-Lead Flatpack
Top View

|			
$\overline{CLR1}$	1	14	V_{DD}
D1	2	13	$\overline{CLR2}$
$\overline{CLK1}$	3	12	D2
$\overline{PRE1}$	4	11	CLK2
Q1	5	10	$\overline{PRE2}$
$\overline{Q1}$	6	9	Q2
V_{SS}	7	8	$\overline{Q2}$

LOGIC SYMBOL

Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM

UT54ACS74/UT54ACTS74

RADIATION HARDNESS SPECIFICATIONS [1]

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold [2]	80	MeV-cm^2/mg
SEL Threshold	120	MeV-cm^2/mg
Neutron Fluence	1.0E14	n/cm^2

Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V_{DD}	Supply voltage	-0.3 to 7.0	V
$V_{I/O}$	Voltage any pin	-0.3 to V_{DD} +0.3	V
T_{STG}	Storage Temperature range	-65 to +150	°C
T_J	Maximum junction temperature	+175	°C
T_{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θ_{JC}	Thermal resistance junction to case	20	° C/W
I_I	DC input current	±10	mA
P_D	Maximum power dissipation	1	W

Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V_{DD}	Supply voltage	4.5 to 5.5	V
V_{IN}	Input voltage any pin	0 to V_{DD}	V
T_C	Temperature range	-55 to + 125	°C

DC ELECTRICAL CHARACTERISTICS [7]

(V_{DD} = 5.0V ±10%; V_{SS} = 0V [6], -55°C < T_C < +125°C)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V_{IL}	Low-level input voltage [1] ACTS ACS			0.8 $0.3V_{DD}$	V
V_{IH}	High-level input voltage [1] ACTS ACS		$0.5V_{DD}$ $0.7V_{DD}$		V
I_{IN}	Input leakage current ACTS/ACS	V_{IN} = V_{DD} or V_{SS}	-1	1	µA
V_{OL}	Low-level output voltage [3] ACTS ACS	I_{OL} = 8.0mA I_{OL} = 100µA		0.40 0.25	V
V_{OH}	High-level output voltage [3] ACTS ACS	I_{OH} = -8.0mA I_{OH} = -100µA	$0.7V_{DD}$ V_{DD} - 0.25		V
I_{OS}	Short-circuit output current [2,4] ACTS/ACS	V_O = V_{DD} and V_{SS}	-200	200	mA
I_{OL}	Output current[10] (Sink)	V_{IN} = V_{DD} or V_{SS} V_{OL} = 0.4V	8		mA
I_{OH}	Output current[10] (Source)	V_{IN} = V_{DD} or V_{SS} V_{OH} = V_{DD} - 0.4V	-8		mA
P_{total}	Power dissipation [2,8,9]	C_L = 50pF		1.9	mW/MHz
I_{DDQ}	Quiescent Supply Current	V_{DD} = 5.5V		10	µA
ΔI_{DDQ}	Quiescent Supply Current Delta ACTS	For input under test V_{IN} = V_{DD} - 2.1V For all other inputs V_{IN} = V_{DD} or V_{SS} V_{DD} = 5.5V		1.6	mA
C_{IN}	Input capacitance [5]	f = 1MHz @ 0V		15	pF
C_{OUT}	Output capacitance [5]	f = 1MHz @ 0V		15	pF

Notes:

1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, $- 0\%$; $V_{IL} = V_{IL}(max) + 0\%$, $- 50\%$, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.

2. Supplied as a design limit but not guaranteed or tested.

3. Per MIL-PRF-38535, for current density $\leq 5.0E5$ amps/cm^2, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.

4. Not more than one output may be shorted at a time for maximum duration of one second.

5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.

6. Maximum allowable relative shift equals 50mV.

7. All specifications valid for radiation dose $\leq 1E6$ rads(Si).

8. Power does not include power contribution of any TTL output sink current.

9. Power dissipation specified per switching output.

10. This value is guaranteed based on characterization data, but not tested.

AC ELECTRICAL CHARACTERISTICS [2]

(V_{DD} = 5.0V ±10%; V_{SS} = 0V [1], -55°C < T_C < +125°C)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t_{PHL}	CLK to Q, $\overline{Q}$	3	21	ns
t_{PLH}	CLK to Q, $\overline{Q}$	1	20	ns
t_{PLH}	$\overline{PRE}$ to Q	1	15	ns
t_{PHL}	$\overline{PRE}$ to $\overline{Q}$	3	19	ns
t_{PHL}	$\overline{CLR}$ to Q	3	19	ns
t_{PLH}	$\overline{CLR}$ to $\overline{Q}$	1	15	ns
f_{MAX}	Maximum clock frequency		71	MHz
t_{SU1}	$\overline{PRE}$ or $\overline{CLR}$ inactive Setup time before CLK ↑	5		ns
t_{SU2}	Data setup time before CLK ↑	5		ns
t_H [3]	Data hold time after CLK ↑	2		ns
t_W	Minimum pulse width $\overline{PRE}$ or $\overline{CLR}$ low CLK high CLK low	7		ns

Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose ≤ 1E6 rads(Si).
3. Based on characterization, hold time (t_H) of 0ns can be assumed if data setup time (t_{SU2}) is ≥10ns. This is guaranteed, but not tested.