

3A, 2A and 1A High Voltage High-Side and Low-Side Gate Drivers

General Description

The LM25101A/B/C High Voltage Gate Drivers are designed to drive both the high-side and the low-side N-Channel MOS-FETs in a synchronous buck or a half-bridge configuration. The "A" versions provide a full 3A of gate drive while the "B" and "C" versions provide 2A and 1A respectively. The outputs are independently controlled with TTL input thresholds. An integrated high voltage diode is provided to charge the highside gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the highside gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. These devices are available in the standard SOIC-8 pin and PSOP-8 pin packages.

Features

- Drives both a high-side and low-side N-Channel MOSFETs
- Independent high and low driver logic inputs
- Bootstrap supply voltage up to 100V DC

Simplified Block Diagram

- Fast propagation times (25 ns typical)
- Drives 1000 pF load with 8 ns rise and fall times
- Excellent propagation delay matching (3 ns typical)
- Supply rail under-voltage lockout
- Low power consumption
- Pin compatible with HIP2100/HIP2101

Typical Applications

- Current Fed push-pull converters
- Half and Full Bridge power converters
- Synchronous buck converters
- Two switch forward power converters
- Forward with Active Clamp converters

Package

- SOIC-8
- PSOP-8





Input/Output Options

Part Number	Input Thresholds	Peak Output Current
LM25101A	TTL	ЗА
LM25101B	TTL	2A
LM25101C	TTL	1A

Connection Diagrams





Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM25101AM	SOIC 8	MO8A	95 units shipped in antistatic rails
LM25101AMX	SOIC 8	MO8A	2500 shipped in Tape & Reel
LM25101AMR	PSOP 8	MRA08A	95 units shipped in antistatic rails
LM25101AMRX	PSOP 8	MRA08A	2500 shipped in Tape & Reel
LM25101BMA	SOIC 8	MO8A	95 units shipped in antistatic rails
LM25101BMAX	SOIC 8	MO8A	2500 shipped in Tape & Reel
LM25101CMA	SOIC 8	MO8A	95 units shipped in antistatic rails
LM25101CMAX	SOIC 8	MO8A	2500 shipped in Tape & Reel

Pin Descriptions

Pin #		Nome	Description	Application Information		
SOIC-8	PSOP-8	Name	Description	Application information		
1	1	VDD	Positive gate drive supply	Locally decouple to VSS using low ESR/ESL capacitor located as close to the IC as possible.		
2	2	HB	High-side gate driver bootstrap rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor should be placed as close to the IC as possible.		
3	3	НО	High-side gate driver output	Connect to the gate of high-side MOSFET with a short, low inductance path.		
4	4	HS	High-side MOSFET source connection	Connect to the bootstrap capacitor negative terminal and the source of the high-side MOSFET.		
5	5	HI	High-side driver control input	The LM25101A/B/C inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.		
6	6	LI	Low-side driver control input	The LM25101A/B/C inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.		
7	7	VSS	Ground return	All signals are referenced to this ground.		
8	8	LO	Low-side gate driver output	Connect to the gate of the low-side MOSFET with a short, low inductance path.		
	EP	EP		Solder to the ground plane under the IC to aid in heat dissipation.		



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

VDD to VSS	-0.3V to +18V
HB to HS	-0.3V to +18V
LI or HI Input	–0.3V to V _{DD} +0.3V
LO Output	–0.3V to V _{DD} +0.3V
HO Output	V_{HS} –0.3V to V_{HB} +0.3V
HS to VSS (<i>Note 5</i>)	-5V to +100V
HB to VSS	100V
Junction Temperature	+150°C
Storage Temperature Range	-55°C to +150°C
ESD Rating HBM (<i>Note 2</i>)	2 kV

Recommended Operating Conditions

VDD	+9V to +14V
HS	-1V to 100V - VDD
HB	V_{HS} +8V to V_{HS} +14V
HS Slew Rate	< 50 V/ns
Junction Temperature	-40°C to +125°C

Electrical Characteristics

Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO (*Note 4*).

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
SUPPLY	SUPPLY CURRENTS						
I _{DD}	VDD Quiescent Current, LM25101A/B/C	LI = HI = 0V		0.25	0.4	mA	
I _{DDO}	VDD Operating Current	f = 500 kHz		2.0	3	mA	
I _{HB}	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA	
I _{HBO}	Total HB Operating Current	f = 500 kHz		1.6	3	mA	
I _{HBS}	HB to VSS Current, Quiescent	HS = HB = 100V		0.1	10	μA	
I _{HBSO}	HB to VSS Current, Operating	f = 500 kHz		0.4		mA	
INPUT PI	NS						
V _{IL}	Input Voltage Threshold LM25101A/B/C	Rising Edge	1.3	1.8	2.3	V	
VIHYS	Input Voltage Hysteresis LM25101A/B/C			50		mV	
R	Input Pulldown Resistance		100	200	400	kΩ	
	OLTAGE PROTECTION	•	•				
V _{DDR}	VDD Rising Threshold		6.0	6.9	7.4	V	
V _{DDH}	VDD Threshold Hysteresis			0.5		V	
V _{HBR}	HB Rising Threshold		5.7	6.6	7.1	V	
V _{HBH}	HB Threshold Hysteresis			0.4		V	
BOOT ST	RAP DIODE	•	•	•	-		
V_{DL}	Low-Current Forward Voltage	Ι _{VDD-HB} = 100 μΑ		0.52	0.85	V	
V _{DH}	High-Current Forward Voltage	I _{VDD-HB} = 100 mA		0.8	1	V	
RD	Dynamic Resistance LM25101A/B/C	I _{VDD-HB} = 100 mA		1.0	1.65	Ω	
LO & HO	GATE DRIVER	•					
V _{OL}	Low-Level Output Voltage LM25101A	I _{HO} = I _{LO} = 100 mA		0.12	0.25		
	Low-Level Output Voltage LM25101B			0.16	0.4	V	
	Low-Level Output Voltage LM25101C			0.28	0.65		

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OH}	High-Level Output Voltage LM25101A	I _{HO} = I _{LO} = 100 mA		0.24	0.45	
	High-Level Output Voltage LM25101B	V _{OH} = VDD– LO or		0.28	0.60	V
	High-Level Output Voltage LM25101C	V _{OH} = HB - HO		0.60	1.10	
I _{OHL}	Peak Pullup Current LM25101A	HO, LO = 0V		3		
	Peak Pullup Current LM25101B			2		A
	Peak Pullup Current LM25101C			1		
I _{OLL}	Peak Pulldown Current LM25101A	HO, LO = 12V		3		
	Peak Pulldown Current LM25101B			2		A
	Peak Pulldown Current LM25101C			1		
THERMA	THERMAL RESISTANCE					
θ _{JA}	Junction to Ambient (Note 3)	SOIC-8		170		°C/W
		PSOP-8		40		0/00

Switching Characteristics

Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO (*Note 4*).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{LPHL}	LO Turn-Off Propagation Delay	LI Falling to LO Falling		22	56	ns
t _{LPLH}	LO Turn-On Propagation Delay	LI Rising to LO Rising		26	56	ns
t _{HPHL}	HO Turn-Off Propagation Delay	HI Falling to HO Falling		22	56	ns
t _{HPLH}	LO Turn-On Propagation Delay	HI Rising to HO Rising		26	56	ns
t _{MON}	Delay Matching: LO on & HO Off			4	10	ns
t _{MOFF}	Delay Matching: LO on & HO Off			4	10	ns
t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		8		ns
t _R	Output Rise Time (3V to 9V) LM25101A	C _L = 0.1 μF		430		
	Output Rise Time (3V to 9V) LM25101B			570		ns
	Output Rise Time (3V to 9V) LM25101C			990		
t _F	Output Fall Time (3V to 9V) LM25101A	C _L = 0.1 μF		260		
	Output Fall Time (3V to 9V) LM25101B			430		ns
	Output Fall Time (3V to 9V) LM25101C			715		
t _{PW}	Minimum Input Pulse Width that Changes the Output			50		ns
t _{BS}	Bootstrap Diode Reverse Recovery Time	I _F = 100 mA, I _B = 100 mA		37		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: The Human Body Model (HBM) is a 100 pF capacitor discharged through a $1.5k\Omega$ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 1000V for HBM. Machine Model (MM) rating is 100V.

Note 3: The θ_{JA} is not a given constant for the package and depends on the printed circuit board design and the operating environment.

Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 5: In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS node will generally not exceed -1V. However, in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur, the HS voltage must never be more negative than VDD-15V. For example if VDD = 10V, the negative transients at HS must not exceed -5V.



Typical Performance Characteristics



Sink Current vs Output Voltage



LM25101A/B/C I_{DD} vs Frequency



³⁰¹⁹²⁹¹⁰

Peak Sinking Current vs VDD



Source Current vs Output Voltage



Operating Current vs Temperature



30192911









Undervoltage Threshold Hysteresis vs Temperature



Quiescent Current vs Supply Voltage



Undervoltage Rising Thresholds vs Temperature



Bootstrap Diode Forward Voltage



30192915







LM25101A/B/C Propagation Delay vs Temperature



LO & HO Gate Drive - Low Level Output Voltage vs Temperature



LM25101A/B/C Input Threshold vs VDD



LO & HO Gate Drive - High Level Output Voltage vs Temperature



LO & HO Gate Drive - Output High Voltage vs VDD



30192931

LO & HO Gate Drive - Output Low Voltage vs VDD



Timing Diagram







Layout Considerations

The optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- 1. Low ESR / ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak currents being drawn from VDD during turn-on of the external MOSFET.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (VSS).
- 3. In order to avoid large negative transients on the switch node (HS pin), the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding Considerations:

a) The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.

b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

A recommended layout pattern for the driver is shown in the following figure. If possible a single layer placement is preferred.



Power Dissipation Considerations

EXAS

NSTRUMENTS

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capacitance on LO and HO (C_L), and supply voltage (VDD) and can be roughly calculated as:

$$\mathsf{P}_{\mathsf{DGATES}} = 2 \bullet \mathsf{f} \bullet \mathsf{C}_{\mathsf{L}} \bullet \mathsf{V}_{\mathsf{DD}}^2$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers.



30192905

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation.

The total IC power dissipation can be estimated from the previous plots by summing the gate drive losses with the bootstrap diode losses for the intended application.







Physical Dimensions inches (millimeters) unless otherwise noted



Controlling dimension is inch. Values in [] are millimeters. Notes: Unless otherwise specified.

- Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper. 1.
- Dimension does not include mold flash. 2.
- Reference JEDEC registration MS-012, Variation AA, dated May 1990. З.

SOIC-8 Outline Drawing NS Package Number M08A



PSOP-8 Outline Drawing NS Package Number MRA08A MRA08A (Rev D)