KM68BV4002 BICMOS SRAM

Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial Temperature Range.

Revision History

RevNo.	<u>History</u>			<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with De	esign Target.		Oct. 14th, 1993	Design Target
Rev. 1.0	Relax Design Target 1.1. Change speed b	Data Sheet. Din from 10/12/15ns to 12/1	5/20ns	May. 6th, 1994	Design Target
Rev. 2.0	Release to Prelimina 2.1. Replace Design	ary Data Sheet. Target to Preliminary		Oct. 4th, 1994	Preliminary
Rev. 3.0	Relax Vcc range and 3.1. Relaxed operation Items Vcc 3.2. Relaxed A.C Pa 4.1.1. Relaxed A Items tcw taw twp(OE=H) tow	Previous spec. 3.3 +/- 0.3V 3.0V, 3.3V, 3.6V rameters.	Relaxed spec. 3.3V +/- 5% 3.13V, 3.3V, 3.47V Relaxed spec. (12/15/20ns part) 10/11/12ns 10/11/12ns 10/11/12ns 7/8/9ns	Aug. 25th, 1995	Preliminary
Rev. 4.0	4.1. Update operating litems Vcc 4.2. Change speed by	g voltage range. Previous spec. 3.3V +/- 5% 3.13V, 3.3V, 3.47V oin from 12/15/20ns to 12/1	Updated spec. 3.3V +10% /- 5% 3.13V, 3.3V, 3.6V 3/15ns	Nov. 11th, 1995	Preliminary
Rev. 5.0	5.1.Update A.C Para Items tcw taw twP(OE=H)	meters. Previous spec. (12/ - /15ns part) 10/ - /11ns 10/ - /11ns 10/ - /11ns	Updated spec. (12/13/15ns part) 9/10/10ns 9/10/10ns 9/10/10ns	Feb. 22th, 1996	Preliminary
Rev. 6.0	Release to Final Dat 6.1. Delete Prelimina 6.2. Update A.C Para Items tcw taw twp(OE=H) twhz	ary	Updated spec. (12/13/15ns part) 8.5/8.5/10ns 8.5/8.5/10ns 8.5/8.5/10ns 6/6/6ns	Oct. 30th, 1996	Final

⁻ Revision history continue to the next page -

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



KM68BV4002 BICMOS SRAM

Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial Temperature Range.

Revision History

RevNo.	<u>History</u>			<u>Draft Data</u>	<u>Remark</u>
Rev. 7.0	Controlled) 7.1.2. Add timing diag	add Timing Diagrams. ave Form of Read Cycle ram to define twp as Tin CS=Controlled)	`	Jun. 5th, 1997	Final
	7.2. Relax A.C Parameter.				
	Items	Previous spec. 15ns part	Relaxed spec. 15ns part		
	twHZ	6ns	7ns		
Rev. 8.0	8.1 Add Capacitive load of	the test environment in A	.C test load	Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



KM68BV4002 BICMOS SRAM

512K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 12,13,15ns(Max.)
- Low Power Dissipation


Standby (TTL) : 60mA(Max.) (CMOS) : 30mA(Max.)

Operating KM68BV4002 - 12 : 170mA(Max.) KM68BV4002 - 13 : 165mA(Max.) KM68BV4002 - 15 : 160mA(Max.)

- Single 3.3V+10%/-5% Power Supply
- TTL Compatible Inputs and Outputs
- · Fully Static Operation
 - No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- Standard Pin Configuration

KM68BV4002J: 36-SOJ-400


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM68BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68BV4002 uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNGs advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68BV4002 is packaged in a 400mil 36-pin plastic SOJ.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function				
A o - A 18	Address Inputs				
WE	Write Enable				
cs	Chip Select				
ŌĒ	Output Enable				
I/O1 ~ I/O8	Data Inputs/Outputs				
Vcc	Power(+3.3V)				
Vss	Ground				
N.C	No Connection				



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	٧

^{*} $VIL(Min) = -2.0V a.c(Pulse Width \le 10ns)$ for $1 \le 20mA$

DC AND OPERATING CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3V+10%/-5%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc		-2	2	μА
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-10	10	μА	
Operating Current	Icc	Min. Cycle, 100% Duty 12ns		-	170	mA
				-	165	
				-	160	
Standby Current	Isb	Min. Cycle, CS=V _{IH}		-	60	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vın≥Vcc-0.2V or Vin≤0.2V		-	30	mA
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	٧	
Output High Voltage Level	Vон	IOH=-4mA		2.4	ı	٧

CAPACITANCE*(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C 1/O	VI/0=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} NOTE : Capacitance is sampled and not 100% tested.




^{**} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width ≤ 10 ns) for $I \leq 20$ mA

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3V+10%/-5%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)

for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE

P	S	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	12	-	13	-	15	-	ns
Address Access Time	taa	-	12	-	13	-	15	ns
Chip Select to Output	tco	-	12	-	13	-	15	ns
Output Enable to Valid Output	toE	-	6	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	6	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

^{*} Capacitive Load consists of all components of the test environment.


^{*} Including Scope and Jig Capacitance

WRITE CYCLE


D		KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		1114
Parameter	Symbol	Min	Max	Min	Max	Min	Max	- Unit
Write Cycle Time	twc	12	-	13	-	15	-	ns
Chip Select to End of Write	tcw	8.5	-	8.5	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8.5	-	8.5	-	10	-	ns
Write Pulse Width(OE High)	twp	8.5	-	8.5	-	10	-	ns
Write Pulse Width(OE Low)	twp1	10	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	6	0	7	ns
Data to Write Time Overlap	tow	7	-	7	-	8	-	ns
Data Hold from Write Time	t DH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)


- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
 6. Device is continuously selected with <u>CS</u>=V_{IL}.

- Notice is committed by selected with GG-YNL
 Address valid prior to coincident with GS transition low.
 For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. two is measured from the beginning of write to the end of
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

^{*} NOTE : X means Don t Care.



PACKAGE DIMENSIONS

