

Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out.
Operated at Commercial Temperature Range.

Revision History

<u>RevNo.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Design Target.	Oct. 14th, 1993	Design Target
Rev. 1.0	Relax Design Target Data Sheet. 1.1. Change speed bin from 10/12/15ns to 12/15/20ns	May. 6th, 1994	Design Target
Rev. 2.0	Release to Preliminary Data Sheet. 2.1. Replace Design Target to Preliminary	Oct. 4th, 1994	Preliminary
Rev. 3.0	Relax Vcc range and A.C Parameters for Preliminary Data Sheet. 3.1. Relaxed operating voltage range. Items Previous spec. Relaxed spec. Vcc 3.3 +/- 0.3V 3.3V +/- 5% 3.0V, 3.3V, 3.6V 3.13V, 3.3V, 3.47V 3.2. Relaxed A.C Parameters. 4.1.1. Relaxed A.C Parameters. Items Previous spec. Relaxed spec. (12/15/20ns part) (12/15/20ns part) tcw 8/10/12ns 10/11/12ns taw 8/10/12ns 10/11/12ns twp(OE=H) 8/10/12ns 10/11/12ns tdw 6/7/8ns 7/8/9ns	Aug. 25th, 1995	Preliminary
Rev. 4.0	4.1. Update operating voltage range. Items Previous spec. Updated spec. Vcc 3.3V +/- 5% 3.3V +10%/- 5% 3.13V, 3.3V, 3.47V 3.13V, 3.3V, 3.6V 4.2. Change speed bin from 12/15/20ns to 12/13/15ns	Nov. 11th, 1995	Preliminary
Rev. 5.0	5.1. Update A.C Parameters. Items Previous spec. Updated spec. (12/ - /15ns part) (12/13/15ns part) tcw 10/ - /11ns 9/10/10ns taw 10/ - /11ns 9/10/10ns twp(OE=H) 10/ - /11ns 9/10/10ns	Feb. 22th, 1996	Preliminary
Rev. 6.0	Release to Final Data Sheet 6.1. Delete Preliminary 6.2. Update A.C Parameters Items Previous spec. Updated spec. (12/13/15ns part) (12/13/15ns part) tcw 9/10/10ns 8.5/8.5/10ns taw 9/10/10ns 8.5/8.5/10ns twp(OE=H) 9/10/10ns 8.5/8.5/10ns twhz 6.5/7/7.5ns 6/6/6ns	Oct. 30th, 1996	Final

- Revision history continue to the next page -

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out.
Operated at Commercial Temperature Range.

Revision History

<u>RevNo.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>									
Rev. 7.0	Relax A.C Parameter and add Timing Diagrams. 7.1. Add Timing Diagrams. 7.1.1. Add Timing Wave Form of Read Cycle(Address Controlled) 7.1.2. Add timing <u>diagram</u> to define twp as Timing Wave Form of Write Cycle(CS=Controlled) 7.2. Relax A.C Parameter. <table><tr><td>Items</td><td>Previous spec.</td><td>Relaxed spec.</td></tr><tr><td></td><td>15ns part</td><td>15ns part</td></tr><tr><td>twhz</td><td>6ns</td><td>7ns</td></tr></table>	Items	Previous spec.	Relaxed spec.		15ns part	15ns part	twhz	6ns	7ns	Jun. 5th, 1997	Final
Items	Previous spec.	Relaxed spec.										
	15ns part	15ns part										
twhz	6ns	7ns										
Rev. 8.0	8.1 Add Capacitive load of the test environment in A.C test load	Feb. 25th, 1998	Final									

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



512K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)


FEATURES

- Fast Access Time 12,13,15ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60mA(Max.)
 - (CMOS) : 30mA(Max.)
- Operating KM68BV4002 - 12 : 170mA(Max.)
- KM68BV4002 - 13 : 165mA(Max.)
- KM68BV4002 - 15 : 160mA(Max.)
- Single 3.3V+10%/-5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM68BV4002J : 36-SOJ-400


GENERAL DESCRIPTION

The KM68BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68BV4002 uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68BV4002 is packaged in a 400mil 36-pin plastic SOJ.

PIN CONFIGURATION (Top View)



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to 4.6	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.5 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.13	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3*	-	0.8	V

* V_{IL}(Min) = -2.0V a.c (Pulse Width ≤ 10ns) for I ≤ 20mA

** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤ 10ns) for I ≤ 20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=3.3V+10%/-5%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}		-2	2	μA
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{OUT} = V _{SS} to V _{CC}		-10	10	μA
Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0mA	12ns	-	170	mA
			13ns	-	165	
			15ns	-	160	
Standby Current	I _{SB}	Min. Cycle, \overline{CS} =V _{IH}		-	60	mA
	I _{SB1}	f=0MHz, \overline{CS} ≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤ 0.2V		-	30	mA
Output Low Voltage Level	V _{OL}	I _{OL} =8mA		-	0.4	V
Output High Voltage Level	V _{OH}	I _{OH} =-4mA		2.4	-	V

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF

* NOTE : Capacitance is sampled and not 100% tested.

KM68BV4002


BiCMOS SRAM

AC CHARACTERISTICS (T_A=0 to 70°C, V_{CC}=3.3V+10%/-5%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)

for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	12	-	13	-	15	-	ns
Address Access Time	t _{AA}	-	12	-	13	-	15	ns
Chip Select to Output	t _{CO}	-	12	-	13	-	15	ns
Output Enable to Valid Output	t _{OE}	-	6	-	6	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	6	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	6	0	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns

KM68BV4002


BiCMOS SRAM

WRITE CYCLE


Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	12	-	13	-	15	-	ns
Chip Select to End of Write	tCW	8.5	-	8.5	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8.5	-	8.5	-	10	-	ns
Write Pulse Width(\overline{OE} High)	tWP	8.5	-	8.5	-	10	-	ns
Write Pulse Width(\overline{OE} Low)	tWP1	10	-	10	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	6	0	6	0	7	ns
Data to Write Time Overlap	tDW	7	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES(READ CYCLE)


1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE} = \text{Clock}$)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE} = \text{Low Fixed}$)



TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{\text{CS}}$ = Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and $\overline{\text{WE}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low ; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{\text{CS}}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When $\overline{\text{CS}}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

* NOTE : X means Don't Care.

PACKAGE DIMENSIONS

36-SOJ-400

Units: millimeters/inches

