

Signetics

Document No.	853-1125
ECN No.	
Date of issue	, 1990
Status	Product Specification
FAST Products	


FEATURES

- Combines 74F245 and 74F280A functions in one package
- High impedance base input for reduced loading (70µA in High and Low states)
- Ideal in applications where High output drive and light bus loading are required (I_{OL} is 70µA vs FAST std of 600µA)
- 3-state buffer outputs sink 64mA and source 15 mA
- Input diodes for termination effects
- 24-pin plastic Slim Dip (300mil) package
- Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F657 is an octal transceiver featuring non-inverting buffers with 3-state outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24mA at the A ports and 64mA at the B ports. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers.

PIN CONFIGURATION



FAST 74F657 Transceivers

74F657 Octal Transceivers With 8-Bit Parity Generator/Checker (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F657	8.0ns	100mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ $T_A = 0^\circ C$ to $+70^\circ C$	INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$ $T_A = -40^\circ C$ to $+85^\circ C$
24-Pin Plastic Slim DIP (300mil)	N74F657N	I74F657N
24-Pin Plastic SOL	N74F657D	I74F657D

NOTE:

1. Thermal mounting techniques are recommended. See SMD Process Applications (page 17) for a discussion of thermal consideration for surface mounted devices.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	A ports 3-state inputs	3.5/0.117	70µA/70µA
B ₀ - B ₇	B ports 3-state inputs	3.5/0.117	70µA/70µA
PARITY	Parity input	3.5/0.117	70µA/70µA
T/R	Transmit/Receive input	2.0/0.066	40µA/40µA
ODD/EVEN	Parity select input	1.0/0.033	20µA/20µA
OE	Output Enable input (active Low)	2.0/0.066	40µA/40µA
A ₀ - A ₇	A port 3-state outputs	150/40	3.0mA/24mA
B ₀ - B ₇	B port 3-state outputs	750/106.7	15mA/64mA
PARITY	Parity output	750/106.7	15mA/64mA
ERROR	Error output	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceiver

FAST 74F657

Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports. The Output Enable (\overline{OE}) input disables both the A and B ports by placing them in a high impedance condition when the \overline{OE} input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/\overline{R} =High) and an input when receiving from port B to A port (T/\overline{R} =Low). When transmitting (T/\overline{R} =High)

the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in

receive mode (T/\overline{R} =Low) the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port B is:

(1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.

(2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

FUNCTION TABLE


NUMBER OF INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT	OUTPUTS	
	\overline{OE}	T/\overline{R}	ODD/EVEN	PARITY	ERROR	OUTPUTS MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	H	L	L	Receive
	L	L	L	H	L	Receive
	L	L	L	L	H	Receive
1, 3, 5, 7	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	H	L	H	Receive
	L	L	L	H	H	Receive
	L	L	L	L	L	Receive
Don't care	H	X	X	Z	Z	3-state

- H = High voltage level
- L = Low voltage level
- X = Don't care
- Z = High impedance "off" state

Transceiver

FAST 74F657

LOGIC DIAGRAM



Transceiver

FAST 74F657

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
I _{OUT}	Current applied to output in Low output state	A ₀ -A ₇	48	mA
		B ₀ -B ₇ , PARITY, ERROR	128	mA
T _A	Operating free-air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T _{STG}	Storage temperature	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current	A ₀ -A ₇		-3	mA
		B ₀ -B ₇ , PARITY, ERROR		-15	mA
I _{OL}	Low-level output current	A ₀ -A ₇		24	mA
		B ₀ -B ₇ , PARITY, ERROR		64	mA
T _A	Operating free-air temperature range	Commercial range	0	70	°C
		Industrial range	-40	85	°C

Transceiver

FAST 74F657

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V _{OH}	High-level output voltage	All outputs	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -3mA ^{4,5}	±10%V _{CC}	2.4			V
		±5%V _{CC}			2.7	3.4		V	
		B ₀ -B ₇ , PARITY, ERROR		I _{OH} = -12mA ⁵	±10%V _{CC}	2.0			V
					±5%V _{CC}	2.0			V
		A ₀ -A ₇		I _{OH} = -15mA ⁴	±10%V _{CC}	2.0			V
					±5%V _{CC}	2.0			V
V _{OL}	Low-level output voltage	A ₀ -A ₇	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA ^{4,5}	±10%V _{CC}		0.35	0.50	V
					±5%V _{CC}		0.35	0.50	V
		B ₀ -B ₇ , PARITY, ERROR		I _{OL} = 48mA ⁴	±10%V _{CC}		0.38	0.55	V
					±5%V _{CC}		0.42	0.55	V
		A ₀ -A ₇		I _{OL} = 48mA ⁵	±10%V _{CC}		0.42	0.55	V
					±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I _I	Input current at maximum input voltage	OE, T/R, ODD/EVEN	V _{CC} = 0.0V, V _I = 7.0V					100	µA
		A ₀ -A ₇	V _{CC} = 5.5V, V _I = 5.5V					2	mA
		B ₀ -B ₇						1	mA
I _{IH}	High-level input current	ODD/EVEN	V _{CC} = MAX, V _I = 2.7V					20 ⁴	µA
		OE, T/R						40 ⁵	µA
I _{IL}	Low-level input current	ODD/EVEN	V _{CC} = MAX, V _I = 0.5V					40 ⁴	µA
		OE, T/R						80 ⁵	µA
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied	A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = MAX, V _I = 2.7V					70	µA
I _{IL} +I _{OZL}	Off-state output current Low-level voltage applied	PARITY	V _{CC} = MAX, V _I = 0.5V					-70	µA
I _{OZH}	Off-state output current High-level voltage applied	ERROR	V _{CC} = MAX, V _I = 2.7V					50	µA
I _{OZL}	Off-state output current Low-level voltage applied		V _{CC} = MAX, V _I = 0.5V					-50	µA
I _{OS}	Short circuit output current ³	A ₀ -A ₇	V _{CC} = MAX				-60	-150	mA
		B ₀ -B ₇					-100	-225	µA
I _{CC}	Supply current (total)	I _{CCH}	V _{CC} = MAX				90	125 ⁴	mA
		I _{CCL}					90	135 ⁵	mA
		I _{CCZ}					106	150 ⁴	mA
		I _{CCZ}					106	160 ⁵	mA
I _{CCZ}		I _{CCZ}					98	145	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- For commercial range.
- For industrial range.

Transceiver

FAST 74F657


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	Min		Max
t_{PLH} t_{PHL}	Propagation delay A_n to B_n or B_n to A_n	Waveform 2	2.5	5.5	7.5	2.5	8.0	2.0	9.0	ns
t_{PLH} t_{PHL}	Propagation delay A_n to PARITY	Waveform 1,2	7.0	10.0	14.0	7.0	16.0	5.5	16.5	ns
t_{PLH} t_{PHL}	Propagation delay ODD/EVEN to PARITY, ERROR	Waveform 1,2	4.5	7.5	11.0	4.5	12.0	3.5	13.0	ns
t_{PLH} t_{PHL}	Propagation delay B_n to ERROR	Waveform 1,2	8.0	14.0	20.5	7.5	22.5	7.5	24.5	ns
t_{PLH} t_{PHL}	Propagation delay PARITY to ERROR	Waveform 1,2	8.0	11.5	15.5	7.5	16.5	6.5	18.5	ns
t_{PZH} t_{PZL}	Output Enable time ¹ to High or Low level	Waveform 3 Waveform 4	3.0	5.5	8.0	3.0	9.0	2.0	9.0	ns
t_{PHZ} t_{PLZ}	Output Disable time from High or Low level	Waveform 3 Waveform 4	2.0	4.5	7.5	2.0	8.0	1.0	8.0	ns

NOTE:

1. These delay times reflect the 3-state recovery time only and not the signal through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output. VALID data at the ERROR pin $\geq (B \text{ to } A) + (A \text{ to } \text{PARITY})$.


AC WAVEFORMS



Transceiver

FAST 74F657

TEST CIRCUIT AND WAVEFORMS




Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



$V_M = 1.5V$
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_{TLH}	t_{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns