

Signetics

Document No.	853-1124
ECN No.	96393
Date of issue	April 18, 1990
Status	Product Specification
FAST Products	

FAST 74F646, 74F646A 74F648, 74F648A Transceivers/Registers

74F646/646A Octal Transceiver/Register, Non-Inverting (3-State)
74F648/648A Octal Transceivers/Register, Inverting (3-State)

FEATURES

- Combines 'F245 and two 'F374 type functions in one chip
- High impedance base inputs for reduced loading (70 μ A in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-Inverting and inverting data paths
- Controlled ramp outputs for 'F646A/'F648A
- 3-state outputs
- 300 mil wide 24-pin Slim Dip package

DESCRIPTION

The 74F646/646A and 74F648/648A Transceivers/Registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (\overline{OE}) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the \overline{OE} is active Low. In the isolation mode (\overline{OE} = High), data from Bus A may be stored in the B register and/or

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F646/648	115MHz	140mA
74F646A/648A	185MHz	105mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic Slim DIP (300mil)	N74F646N, N74F646AN, N74F648N, N74F648AN
24-Pin Plastic SOL ¹	N74F646D, N74F646AD, N74F648D, N74F648AD

NOTE 1: Thermal mounting techniques are recommended except for N74F646A/N74F648A. See SMD Process Applications (page 17) for a discussion of thermal consideration for surface mounted devices.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_7, B_0 - B_7$	A and B inputs	3.5/0.166	70 μ A/70 μ A
CPAB	A-to-B clock input	1.0/0.033	20 μ A/20 μ A
CPBA	B-to-A clock input	1.0/0.033	20 μ A/20 μ A
SAB	A-to-B select input	1.0/0.033	20 μ A/20 μ A
SBA	B-to-A select input	1.0/0.033	20 μ A/20 μ A
DIR	Data flow Directional control enable input	1.0/0.033	20 μ A/20 μ A
\overline{OE}	Output Enable input	1.0/0.033	20 μ A/20 μ A
$A_0 - A_7, B_0 - B_7$	Outputs for 'F646A/'F648A	750/80	15mA/48mA
$A_0 - A_7, B_0 - B_7$	Outputs 'F646/'F648	750/106.7	15mA/64mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B may be driven at a time. The following

examples demonstrate the four fundamental bus-management functions that can be performed with the 'F646/646A and 'F648/648A.


Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)





PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE	
OE	DIR	CPAB	CPBA	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	'F646/646A	'F648/648A
H	X	↑	X	X	X	Input	Unspecified*	Store A, B unspecified*	Store A, B unspecified*
H	X	X	↑	X	X	Unspecified*	Input	Store B, A unspecified*	Store B, A unspecified*
H	X	↑	↑	X	X	Input	Input	Store A and B data Isolation, hold storage	Store A and B data Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real time B data to A bus Stored B data to A bus	Real time \bar{B} data to A bus Stored \bar{B} data to A bus
L	L	X	H or L	X	H				
L	H	X	X	L	X	Input	Output	Real time A data to B bus Stored A data to B bus	Real time \bar{A} data to B bus Stored \bar{A} data to B bus
L	H	H or L	X	H	X				

H= High voltage level


L= Low voltage level

X=Don't care

↑ =Low-to-High clock transition

*= The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enable, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	74F646A, 74F648A	72
		74F646, 74F648	128
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-15	mA
I_{OL}	Low-level output current	74F646A, 74F648A		48	mA
		74F646, 74F648		64	mA
T_A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT		
			Min	Typ ²	Max			
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4		V	
				$\pm 5\%V_{CC}$	2.7	3.4	V	
			$I_{OH} = -15\text{mA}$	$\pm 10\%V_{CC}$	2.0		V	
V_{OL}	Low-level output voltage	All 'F646 and 'F648 only	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OL} = 48\text{mA}$	$\pm 10\%V_{CC}$	0.38	0.55	V
				$I_{OL} = 64\text{mA}$	$\pm 5\%V_{CC}$	0.42	0.55	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_1 = I_{IK}$			-0.73	-1.2	V	
I_1	Input current at maximum input voltage	others	$V_{CC} = 0.0\text{V}, V_1 = 7.0\text{V}$			100	μA	
		A_0 - A_7, B_0 - B_7	$V_{CC} = \text{MAX}, V_1 = 5.5\text{V}$			1	mA	
I_{IH}	High-level input current	$\overline{\text{OE}}, \text{DIR}$ CPAB, CPBA	$V_{CC} = \text{MAX}, V_1 = 2.7\text{V}$			20	μA	
I_{IL}	Low-level input current	SAB, SBA	$V_{CC} = \text{MAX}, V_1 = 0.5\text{V}$			-20	μA	
$I_{OZH} + I_{IH}$	Off-state output current, High-level voltage applied	A_0 - A_7, B_0 - B_7	$V_{CC} = \text{MAX}, V_O = 2.7\text{V}$			70	μA	
$I_{OZL} + I_{IL}$	Off-state output current, Low-level voltage applied		$V_{CC} = \text{MAX}, V_O = 0.5\text{V}$			-70	μA	
I_{OS}	Short-circuit output current ³	'F646, 'F648	$V_{CC} = \text{MAX}$			-100	-225	mA
I_O	Output current ⁴	'F646A, 'F648A	$V_{CC} = \text{MAX}, V_O = 2.25\text{V}$			-60	-150	mA
I_{CC}	Supply current (total)	'F646 'F648	$V_{CC} = \text{MAX}$	I_{CCH}		125	165	mA
				I_{CCL}		160	210	mA
				I_{CCZ}		135	160	mA
		'F646A 'F648A		I_{CCH}		100	145	mA
				I_{CCL}		110	155	mA
				I_{CCZ}		105	155	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- The output condition has been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

April 18, 1990

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F646

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	100	115		90		MHz
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to A_n or B_n	Waveform 1	5.5 5.5	7.5 8.0	10.0 10.0	5.0 5.0	11.5 11.0	ns
t_{PLH} t_{PHL}	Propagation delay A_n to B_n or B_n to A_n	Waveform 2	4.0 4.0	6.0 6.5	9.0 8.0	4.0 4.0	10.0 10.0	ns
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to A_n or B_n	Waveform 2, 3	5.0 5.0	7.0 6.5	8.5 8.5	4.5 4.5	10.5 9.5	ns
t_{PZH} t_{PZL}	Output Enable time OE to A_n or B_n	Waveform 5 Waveform 6	5.0 6.5	7.0 8.5	10.0 11.0	4.5 6.0	11.0 12.5	ns
t_{PZH} t_{PZL}	Output Enable time DIR to A_n or B_n	Waveform 5 Waveform 6	4.5 6.0	6.5 8.5	9.0 11.0	4.0 5.5	10.0 12.5	ns
t_{PHZ} t_{PLZ}	Output Disable time OE to A_n or B_n	Waveform 5 Waveform 6	6.5 6.5	9.0 9.0	11.5 11.5	6.0 6.0	12.5 13.5	ns
t_{PHZ} t_{PLZ}	Output Disable time DIR to A_n or B_n	Waveform 5 Waveform 6	5.5 5.5	8.5 8.5	11.0 11.0	4.5 5.0	13.0 12.5	ns

AC SETUP REQUIREMENTS for 74F646

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	4.5 4.5			5.0 5.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
$t_w(\text{H})$ $t_w(\text{L})$	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.0 6.0			4.0 6.0		ns

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F648

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		90		MHz
t _{PLH} t _{PHL}	Propagation delay CPAB or CPBA to A _n or B _n	Waveform 1	5.0	7.0	9.5	4.5	11.0	ns
t _{PLH} t _{PHL}	Propagation delay A _n to B _n or B _n to A _n	Waveform 3	3.0 4.0	6.0	8.5	2.5	9.5	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to A _n or B _n	Waveform 2, 3	4.5	7.0	8.5	4.5	10.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to A _n or B _n	Waveform 5 Waveform 6	4.5 6.0	7.0	10.0	4.5	11.0	ns
t _{PZH} t _{PZL}	Output Enable time DIR to A _n or B _n	Waveform 5 Waveform 6	4.5 6.0	7.0	10.0	4.0	11.0	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to A _n or B _n	Waveform 5 Waveform 6	6.0 6.0	9.0	11.5	6.0	12.5	ns
t _{PHZ} t _{PLZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	5.0 5.0	9.0	12.5	4.5	14.0	ns

AC SETUP REQUIREMENTS for 74F648

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 6.5			4.0 7.0		ns

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F646A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	165	185		150		MHz
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to A_n or B_n	Waveform 1	5.5 4.5	7.0 7.0	10.0 9.5	4.5 4.0	11.0 10.0	ns
t_{PLH} t_{PHL}	Propagation delay A_n to B_n or B_n to A_n	Waveform 2	4.0 2.0	6.0 5.0	9.0 8.0	3.5 2.0	10.0 8.0	ns
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to A_n or B_n	Waveform 2, 3	4.5 3.5	6.5 8.0	9.5 10.0	4.0 3.0	10.0 11.5	ns
t_{PZH} t_{PZL}	Output Enable time $\overline{\text{OE}}$ to A_n or B_n	Waveform 5 Waveform 6	3.0 3.0	5.5 5.5	9.0 9.0	2.5 2.5	10.0 10.0	ns
t_{PZH} t_{PZL}	Output Enable time DIR to A_n or B_n	Waveform 5 Waveform 6	3.0 3.5	5.0 6.0	8.0 8.5	3.0 3.0	8.5 9.5	ns
t_{PHZ} t_{PLZ}	Output Disable time $\overline{\text{OE}}$ to A_n or B_n	Waveform 5 Waveform 6	1.5 2.5	4.0 5.5	6.5 8.0	1.0 2.0	8.0 9.5	ns
t_{PHZ} t_{PLZ}	Output Disable time DIR to A_n or B_n	Waveform 5 Waveform 6	2.0 3.0	4.5 5.0	7.5 8.0	1.5 2.0	8.5 8.5	ns

AC SETUP REQUIREMENTS for 74F646A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	3.5 4.0			4.0 4.5		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
$t_w(\text{H})$ $t_w(\text{L})$	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 3.5			4.5 4.0		ns

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F648A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
t_{MAX}	Maximum clock frequency	Waveform 1	160	185		135		MHz	
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to A_n or B_n	Waveform 1	5.0 5.5	7.0 7.5	9.5 10.0	4.5 4.5	10.5 10.5		ns
t_{PLH} t_{PHL}	Propagation delay A_n to B_n or B_n to A_n	Waveform 3	2.5 4.0	4.5 6.0	7.5 8.5	2.0 4.0	8.5 9.5		ns
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to A_n or B_n	Waveform 2, 3	4.0 4.5	7.0 7.0	9.5 9.5	3.5 4.5	11.5 10.0		ns
t_{PZH} t_{PZL}	Output Enable time $\overline{\text{OE}}$ to A_n or B_n	Waveform 5 Waveform 6	3.5 4.5	6.5 6.5	10.0 10.0	3.5 4.0	11.0 11.5		ns
t_{PZH} t_{PZL}	Output Enable time DIR to A_n or B_n	Waveform 5 Waveform 6	3.5 4.0	5.5 6.5	8.5 9.5	3.0 4.0	9.0 10.0		ns
t_{PHZ} t_{PLZ}	Output Disable time $\overline{\text{OE}}$ to A_n or B_n	Waveform 5 Waveform 6	2.5 4.0	4.0 6.5	6.5 9.0	2.0 3.5	8.0 10.0		ns
t_{PHZ} t_{PLZ}	Output Disable time DIR to A_n or B_n	Waveform 5 Waveform 6	2.5 2.5	5.0 5.0	8.5 8.0	2.0 2.5	9.0 9.0		ns


AC SETUP REQUIREMENTS for 74F648A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	4.0 4.0			4.5 4.5		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low A_n or B_n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
$t_w(\text{H})$ $t_w(\text{L})$	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 3.5			4.0 3.5		ns

Transceivers/Registers

FAST 74F646, 74F646A, 74F648, 74F648A

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

