

NDT3055L


N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These logic level N-Channel enhancement mode field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.7A, 60V, $R_{DS(ON)} = 0.12\Omega$ @ $V_{GS} = 4.5V$.
- Low drive requirements allowing operation directly from logic drivers. $V_{GS(TH)} < 2.0V$.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



Absolute Maximum Ratings

$T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDT3055L	Units
V_{DSS}	Drain-Source Voltage	60	V
V_{GSS}	Gate-Source Voltage - Continuous	± 20	V
I_D	Drain Current - Continuous - Pulsed	± 3.7	A
		± 25	
P_D	Maximum Power Dissipation	3	W
		1.3	
		1.1	
T_J, T_{STG}	Operating and Storage Temperature Range	-65 to 150	$^\circ C$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	$^\circ CW$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	$^\circ CW$

* Order option J23Z for cropped center drain lead.

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 60 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$ $T_J = 125^\circ\text{C}$			1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			50	μA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	1	1.7	2	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}$, $I_D = 3.7 \text{ A}$ $T_J = 125^\circ\text{C}$		0.105	0.12	Ω
		$V_{\text{GS}} = 10 \text{ V}$, $I_D = 3.9 \text{ A}$		0.17	0.24	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 5 \text{ V}$, $V_{\text{DS}} = 10 \text{ V}$	10			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}$, $I_D = 3.7 \text{ A}$		6		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		435		pF
C_{oss}	Output Capacitance			120		pF
C_{rss}	Reverse Transfer Capacitance			30		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 25 \text{ V}$, $I_D = 1 \text{ A}$, $V_{\text{GS}} = 10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$		8	20	ns
t_r	Turn - On Rise Time			4	20	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			24	50	ns
t_f	Turn - Off Fall Time			7	20	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 40 \text{ V}$,		13.5	20	nC
Q_{gs}	Gate-Source Charge	$I_D = 3.7 \text{ A}$, $V_{\text{GS}} = 10 \text{ V}$		1.5	3	nC
Q_{gd}	Gate-Drain Charge			4	8	nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Source-Drain Diode Forward Current				2.5	A
V_{SD}	Source-Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_S = 1.5 \text{ A}$ (Note 2)		0.86	1.2	V

Notes:


1. R_{JKA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JUC} is guaranteed by design while R_{CA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JKA}(t)} = \frac{T_J - T_A}{R_{JUC} + R_{CA}(t)} = I_D^2(t) \times R_{DS(ON)}(t)$$

Typical R_{JKA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

- a. 42°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 95°C/W when mounted on a 0.066 in² pad of 2oz copper.
- c. 110°C/W when mounted on a 0.0123 in² pad of 2oz copper.


1a



1b



1c



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics (continued)




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area




Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.