
SCLS502C - MAY 2003 - REVISED MAY 2004

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Supports Mixed-Mode Voltage Operation on All Ports
- Fast Switching

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

D OR PW PACKAGE (TOP VIEW)



description/ordering information

This dual 4-channel CMOS analog multiplexer/demultiplexer is designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV4052A handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

ORDERING INFORMATION

TA	PACK	AGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 105°C	SOIC - D	Tape and reel	SN74LV4052ATDREP	LV4052ATEP	
	TSSOP - PW	Tape and reel	SN74LV4052ATPWREP	L4052EP	

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


	INPUTS	ON	
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Χ	Χ	None



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Switch I/O voltage range, V _{IO} (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	–20 mA
I/O diode current, I _{IOK} (V _{IO} < 0)	–50 mA
Switch through current, $I_T (V_{IO} = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 3): D package	73°C/W
PW package	108°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS502C - MAY 2003 - REVISED MAY 2004

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2†	5.5	V	
		V _{CC} = 2 V	1.5			
.,	High level involved to an appetual involve	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		V	
V_{IH}	High-level input voltage, control inputs	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5		
	Low level input veltage, central inpute	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$.,	
VIL	Low-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		
٧ _I	Control input voltage		0	5.5	V	
V _{IO}	Input/output voltage		0	Vcc	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
TA	Operating free-air temperature		-40	105	°C	

[†] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ı	PARAMETER	TEST CONDITIONS	VCC	MIN MAX	UNIT
	0		2.3 V	225	
ron	On-state switch resistance	$I_T = 2 \text{ mA}$, $V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$, (see Figure 1)	3 V	190	Ω
3Witori resistance			4.5 V	100	
	5		2.3 V	600	
Peak on-state ron(p) resistance	$I_T = 2 \text{ mA}$, $V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3 V	225	Ω	
		4.5 V	125		
	Difference in		2.3 V	40	
Δr_{on}	on-state resistance	IT = 2 mA, VI = VCC to GND, VINH = VIL	3 V	30	Ω
	between switches		4.5 V	20	
lį	Control input current	V _I = 5.5 V or GND	0 to 5.5 V	±1	μΑ
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_{INH} = V_{IH}$, (see Figure 2)	5.5 V	±1	μΑ
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$, (see Figure 3)	5.5 V	±1	μΑ
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V	20	μΑ

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LV4052A-EP DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

SCLS502C - MAY 2003 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		12	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		25	ns
tPHZ tPLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		25	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		8	ns
tPZH tPZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		18	ns
tPHZ tPLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		18	ns

analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	то	TES	ST		T	λ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT)	CONDIT	TIONS	vcc	MIN	TYP	MAX	UNIT	
_			$C_L = 50 \text{ pF},$		2.3 V		30			
Frequency response (switch on)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	3 V		35		MHz		
(,			(see Note 5 and		4.5 V		50			
			C _L = 50 pF,		2.3 V		-45			
Crosstalk (between any switches)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	wave)	3 V		-45		dB	
(**************************************			(see Note 6 and	4.5 V		-45				
Crosstalk			C_L = 50 pF, R_L = 600 Ω , f_{in} = 1 MHz (square wave)		2.3 V		20		mV	
(control input to signal	INH	COM or Y			3 V		35			
output)			(see Figure 8)	4.5 V		65				
			C _L = 50 pF,		2.3 V		-45			
Feedthrough attenuation (switch off)	COM or Y	Y or COM		$R_L = 600 \Omega$, $f_{in} = 1 \text{ MHz (sine wave)}$			-45		dB	
(5			(see Note 6 and	,	4.5 V		-45			
		Y or COM	C _L = 50 pF,	V _I = 2 V _{p-p}	2.3 V		0.1			
Sine-wave distortion	COM or Y		$R_L = 10 \text{ k}\Omega$, $f_{\text{in}} = 1 \text{ kHz}$	V _I = 2.5 V _{p-p}	3 V		0.1		%	
			(sine wave) (see Figure 10)	V _I = 4 V _{p-p}	4.5 V		0.1			

NOTES: 5. Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.

6. Adjust fin voltage to obtain 0 dBm at input.



SCLS502C - MAY 2003 - REVISED MAY 2004

operating characteristics, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT	
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	11.8	pF




Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output





Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output





NOTE A: fin is a sine wave.

Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion





28-Nov-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4052ATDREP	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV4052ATEP	
SN74LV4052ATPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052EP	Samples
V62/03665-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052EP	Samples
V62/03665-01YE	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV4052ATEP	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

28-Nov-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4052A-EP:

Catalog: SN74LV4052A

Automotive: SN74LV4052A-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052ATDREP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4052ATPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052ATDREP	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV4052ATPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity