



**PIN DESCRIPTION**

Pin No.	Name	I/O	Description
1	$\overline{OE}_R$	I	RECEIVE enable input.
2-9	$R_i$	I/O	8-bit RECEIVE data output.
10	$\overline{ERR}$	O	Output from fault registers. Registers detection of odd parity fault on using clock edge (CLK). A registered $\overline{ERR}$ output remains low until cleared. Open drain output, requires pull up resistor.
11	$\overline{CLR}$	O	Clears the fault register output.
16-23	$T_i$	I/O	8-bit TRANSMIT data output.
15	PARITY	I/O	1-bit PARITY output.
14	$\overline{OE}_T$	I	TRANSMIT enable input.
13	$\overline{EN}$	I	Latch enable for the Error Flag Latch.

1823 TR 07

**FUNCTION TABLE — 'FCT853 (NONINVERTING)**

Inputs						Outputs				Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ of H'S)	$T_i$ Incl PARITY ( $\Sigma$ of H'S)	$R_i$	$T_i$	PARITY	$\overline{ERR}^{(1)}$	
L	H	-	-	H (Odd)	NA	NA	H	L	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	-	-	H (Even)	NA	NA	H	H	NA	
L	H	-	-	L (Odd)	NA	NA	L	L	NA	
L	H	-	-	L (Even)	NA	NA	L	H	NA	
H	L	L	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	L	L	NA	H (Even)	H	NA	NA	L	
H	L	L	L	NA	L (Odd)	L	NA	NA	H	
H	L	L	L	NA	L (Even)	L	NA	NA	L	
H	L	H	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port, pass the error test resulting to error flag; transmitting path is disabled.
H	L	H	L	NA	H (Even)	H	NA	NA	L	
H	L	H	L	NA	L (Odd)	L	NA	NA	H	
H	L	H	L	NA	H (Even)	L	NA	NA	L	
H	L	H	H	NA	-	-	NA	NA	$\overline{ERR}_{n-1}$	Store the state of error flag register.
-	-	L	H	-	-	-	NA	NA	H	Clear the state of error flag register.
H	H	H	H	-	-	Z	Z	Z	NC	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	H	-	-	Z	Z	Z	H	
H	H	-	L	L (Odd)	-	Z	Z	Z	H	
H	H	-	L	H (Even)	-	Z	Z	Z	L	
L	L	-	-	H (Odd)	NA	NA	H	H	NA	Forced-error checking.
L	L	-	-	H (Even)	NA	NA	H	L	NA	
L	L	-	-	L (Odd)	NA	NA	L	H	NA	
L	L	-	-	L (Even)	NA	NA	L	L	NA	

1823 TR 08

- H = High
- L = Low
- NC = No Change
- Z = High Impedance
- NA = Not Applicable
- $\overline{ERR}_{n-1}$  = Pre-state of  $\overline{ERR}$
- = Don't care or irrelevant
- Odd = Odd number of logic one's
- Even = Even number of logic one's
- i = 0, 1, 2, 3, 4, 5, 6, 7
- $\lrcorner$  = Low to High transition of clock

**Note:**

1. Output state assumes HIGH output pre-state.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$I_{CC}$	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = \text{MAX}$ , $f_i = 0$ , Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_i = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = \text{GND}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ ,
$I_C$	Total Power Supply Current <sup>5</sup>	1.4	3.4	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		1.9	5.4	mA	$V_{CC} = \text{MAX}$ 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1823 TMI 06

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

$$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_i)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ ) $D_H$  = Duty Cycle for TTL inputs High $N_T$  = Number of TTL inputs at  $D_H$  $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices) $f_1$  = Input Frequency $N_i$  = Number of Inputs at  $f_1$ 

All currents are in milliamps and all frequencies are in megahertz.



## ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-65 to +135	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$I_{IN}$	Input Current	-30 to +5.0	mA

1823 TH 01

### Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
$I_{OUTPUT}$	Current Applied to Output	120	mA
$V_{IN}$	Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to $V_{CC} + 0.5$	V

1823 TH 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

## RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1823 TH 03

Supply Voltage ( $V_{CC}$ )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1823 TH 04

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions
$V_{IH}$	Input HIGH Voltage		2.0			V		
$V_{IL}$	Input LOW Voltage		-0.5		0.8	V		
$V_H$	Hysteresis			0.35		V		All inputs
$V_{CD}$	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	$I_{IN} = -18\text{mA}$
$V_{OH}$	Output High Voltage (Except ERR)	$V_{CC} = 3\text{V}$ , $V_{IN} = 0.2\text{V}$ , or $V_{CC} - 0.2\text{V}$	$V_{CC} - 0.2$	$V_{CC}$		V		$I_{OH} = -32\mu\text{A}$
		Military/Commercial (CMOS)	$V_{CC} - 0.2$	$V_{CC}$		V	MIN	$I_{OH} = -300\mu\text{A}$
		Military (TTL)	2.4	4.3		V	MIN	$I_{OH} = -15\text{mA}$
		Commercial (TTL)	2.4	4.3		V	MIN	$I_{OH} = -24\text{mA}$
$V_{OL}$	Output Low Voltage	$V_{CC} = 3\text{V}$ , $V_{IN} = 0.2\text{V}$ , or $V_{CC} - 0.2\text{V}$		GND	0.2	V		$I_{OL} = 300\mu\text{A}$
		Military/Commercial (CMOS)		GND	0.2	V	MIN	$I_{OL} = 300\mu\text{A}$
		Military (TTL)	All Other Outputs	0.3	0.5	V	MIN	$I_{OL} = 32\text{mA}$
		Commercial (TTL)		0.3	0.5	V	MIN	$I_{OL} = 48\text{mA}$
		Military/Commercial (TTL)	ERR	0.3	0.5	V	MIN	$I_{OL} = 48\text{mA}$
$I_{IH}$	Input HIGH Current (Except I/O Pins)				5	$\mu\text{A}$	MAX	$V_{IN} = V_{CC}$
$I_{IL}$	Input LOW Current (Except I/O Pins)				-5	$\mu\text{A}$	MAX	$V_{IN} = \text{GND}$
$I_{IH}$	Input HIGH Current <sup>3</sup> (Except I/O Pins)				5	$\mu\text{A}$	MAX	$V_{IN} = 2.7\text{V}$
$I_{IL}$	Input LOW Current <sup>3</sup> (Except I/O Pins)				-5	$\mu\text{A}$	MAX	$V_{IN} = 0.5\text{V}$
$I_{IH}$	Input HIGH Current (I/O Pins only)				15	$\mu\text{A}$	MAX	$V_{IN} = V_{CC}$
$I_{IL}$	Input LOW Current (I/O Pins only)				-15	$\mu\text{A}$	MAX	$V_{IN} = \text{GND}$
$I_{IH}$	Input HIGH Current <sup>3</sup> (I/O Pins only)				15	$\mu\text{A}$	MAX	$V_{IN} = 2.7\text{V}$
$I_{IL}$	Input LOW Current <sup>3</sup> (I/O Pins only)				-15	$\mu\text{A}$	MAX	$V_{IN} = 0.5\text{V}$
$I_{OS}$	Output Short Circuit Current <sup>2</sup>		-60	-120		mA	MAX	$V_{OUT} = 0.0\text{V}$
$C_{IN}$	Input Capacitance <sup>3</sup>			5	10	pF		All inputs
$C_{OUT}$	Output Capacitance <sup>3</sup>			9	12	pF		All outputs

1823 TH 05

### Notes:

1. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = +25^\circ\text{C}$  ambient.  
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

3. This parameter is guaranteed but not tested.

# P54/74FCT853A/B (P54/74PCT853A/B) FAST CMOS PARITY BUS TRANSCEIVER

## ★ FEATURES

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-B speed at 7.0ns max. (Com'I)  
FCT-A speed at 10.0ns max. (Com'I)
- CMOS  $V_{OH}$  Levels for Low Power Consumption  
— Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 48 mA Sink Current (Com'I), 32 mA (MII)  
24 mA Source Current (Com'I), 15 mA (MII)
- Buffered Direction Tri-State Output
- High Speed Bidirectional Bus Transceiver for Processor Organized Devices
- Error Flag with Open-Drain Output
- Manufactured in 0.8 micron PACE Technology™

## ★ DESCRIPTION


The FCT853 is a high-performance bus transceivers designed for two-way communications. It contains an 8-bit data path from the R (port) to the T (port), an 8-bit data path from the T (port) to the R (port), and a 9-bit parity checker/generator. The latch configuration allows an error to be either passed, stored, sampled, or cleared at the error flag output by using the  $\overline{EN}$  and  $\overline{CLR}$  controls. The clear ( $\overline{CLR}$ ) input is used to clear the error flag register. The output enable  $\overline{OE}_T$  and  $\overline{OE}_R$  are used to force the port outputs to the high impedance state so that the device can drive bus lines directly. In addition,  $\overline{OE}_T$  and  $\overline{OE}_R$  can be used to force a parity error by enabling both lines simultaneously. This transmission of inverting parity gives

the designer more system diagnostic capability. The data presented at the output is non-inverted.


The FCT853 is manufactured using PACE Technology which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths resulting in 500 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection and single event upset protection, and is supported by a Class 1 environment volume production facility.

\* For a fan-in/fan-out of 4 at 85°C junction temperature and 5.0 V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature.

## ★ FUNCTIONAL BLOCK DIAGRAM




## PIN CONFIGURATIONS





### ORDERING INFORMATION



1564 05