# **Quint Latch**

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- · Propagation Delay, 1.2 ns Typical
- · Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

#### **MAXIMUM RATINGS**

Characteristic	Symbol	Rating	Unit
Power Supply (V <sub>CC</sub> = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V <sub>CC</sub> = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T <sub>stg</sub>	−55 to +150 −55 to +165	္ခင

### ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

		0	lo.	25	5°	7	′5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	107	_	97	_	107	mA
Input Current High Pins 5,6,7,9,10,12,13 Pin 11	linH	_ _	565 1120	_	335 660	_	335 660	μА
Input Current Low	linL	0.5		0.5		0.3		μА
High Output Voltage	٧он	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	V <sub>IH</sub>	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

## **AC PARAMETERS**

Propagation Delay	t <sub>pd</sub>							ns
Data		0.6	1.6	0.6	1.6	0.6	1.7	
Clock		0.7	1.9	0.7	2.0	0.8	2.1	
Reset		1.0	2.2	1.0	2.3	1.0	2.4	
Set-up Time	t <sub>set</sub>	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	8.0		0.8	_	0.8	_	ns
Rise Time	t <sub>r</sub>	0.5	1.8	0.5	1.9	0.5	2.0	ns
Fall Time	t <sub>f</sub>	0.5	1.8	0.5	1.9	0.5	2.0	ns

### NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

## MC10H175



L SUFFIX

CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




**FN SUFFIX** PLCC CASE 775-02

### **TRUTH TABLE**

D	CO	C1	Reset	Q <sub>n+1</sub>
L	L	L	Х	L
Н	L	Ľ	Х	Н
Χ	н	Х	L	Qn Qn
X	Х	Н	L	Qn
Х	H	Х	Н	L
Х	Х	н	н	L

## DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

**MOTOROLA** 

3/93


### **APPLICATION INFORMATION**

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the

outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

## LOGIC DIAGRAM



V<sub>CC1</sub> = PIN 1 V<sub>CC2</sub> = PIN 16 V<sub>EE</sub> = PIN 8

2