

**M5M52B88J-8,-10,-12**

262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

**DESCRIPTION**

The M5M52B88 is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance BiCMOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

**FEATURES**


- Fast access time      M5M52B88J-8 ..... 8ns(max)
- M5M52B88J-10 ..... 10ns(max)
- M5M52B88J-12 ..... 12ns(max)
- Low power dissipation      Active ..... 450mW(typ)
- Stand by ..... 50mW(typ)
- Power down by  $\bar{S}$
- Center power (Vcc, GND) pin out
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select ( $\bar{S}$ ) input
- Output enable ( $\bar{OE}$ ) prevents data contention in the I/O bus
- All address inputs are changeable with each other.

**APPLICATION**

High-speed memory systems

**FUNCTION**

A write operation is executed during the  $\bar{S}$  low, and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low, the DQ terminal is maintained in the high impedance state.

**PIN CONFIGURATION (TOP VIEW)**


Outline 32P0J(SOJ)

NC : NO CONNECTION

In a read operation, after setting  $\bar{W}$  to high,  $\bar{S}$  to low, and  $\bar{OE}$  to low if the address signals are stable, the data is available at the DQ terminal.

When  $\bar{S}$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Single  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

**BLOCK DIAGRAM**

**M5M52B88J-8,-10,-12**

262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

**MODE SELECTION**

S	W	OE	Mode	Data input/output	Icc
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

H : VH L : VL X : VIH or VL

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	- 3.5* ~ 7	V
Vi	Input voltage		- 3.5* ~ 7	V
Vo	Output voltage		- 3.5* ~ 7	V
Pd	Maximum power dissipation		1	W
Topr	Operating temperature		0~70	°C
Tstg(bias)	Storage temperature(bias)		- 10~85	°C
Tstg	Storage temperature		- 65~150	°C

\* Pulse width ≤ 10ns, in case of DC : - 0.5V

**DC ELECTRICAL CHARACTERISTICS** (Ta = 0~70 °C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ViH	High-level input voltage		2.2		Vcc+0.3	V
ViL	Low-level input voltage		- 0.5*		0.8	V
VOH	High-level output voltage	IOH = - 4mA	2.4			V
VOL	Low-level output voltage	IOL = 8mA			0.4	V
II	Input current	Vi = 0~Vcc			2	μA
Ioz	Off-state output current	Vi(S) = ViH, Vo = 0~Vcc			10	μA
Icc1	Supply current from Vcc	Vi(S) = ViL Output open	AC(8ns cycle)		195	mA
			AC(10ns cycle)		185	
			AC(12ns cycle)		175	
			DC	90	115	
Icc2	Stand by current	Vi(S) = ViH	AC(8ns cycle)		70	mA
			AC(10,12ns cycle)		60	
			Other Vi ≥ ViH or ≤ ViL		50	
Icc3	Stand by current	Vi(S) = Vcc - 0.2V Other Vi ≤ 0.2V or Vi ≥ Vcc - 0.2V			10	mA

Note 1. Current flow into an IC is positive, out is negative.

\* - 3.0V in case of AC (Pulse width ≤ 10ns)

**CAPACITANCE**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz			5	pF
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz			7	pF

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0~70 °C, Vcc = 5V ± 10%, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**

Input pulse levels ..... ViH = 3V, ViL = 0V

Input rise and fall time ..... 3ns

Input timing reference levels ..... ViH = 1.5V, ViL = 1.5V

Output timing reference levels ..... VOH = 1.5V, VOL = 1.5V

Output loads ..... Fig.1, Fig.2




Fig.1 Output load


Fig. 2 Output load for ten, tdis

## (2) READ CYCLE


Symbol	Parameter	Limits						Unit	
		M5M52B88-8		M5M52B88-10		M5M52B88-12			
		Min	Max	Min	Max	Min	Max		
tCR	Read cycle time	8		10		12		ns	
ta(A)	Address access time		8		10		12	ns	
ta(S)	Chip select access time		8		10		12	ns	
ta(OE)	Output enable access time		4		5		6	ns	
tv(A)	Data valid time after address change	3		4		4		ns	
ten(S)	Output enable time from( $\bar{S}$ )	3		4		4		ns	
ten(OE)	Output enable time from( $\bar{OE}$ )	3		3		3		ns	
tdis(S)	Output disable time from( $\bar{S}$ )	0	4	0	5	0	6	ns	
tdis(OE)	Output disable time from( $\bar{OE}$ )	0	4	0	5	0	6	ns	
tPU	Power-up time after chip selection	0		0		0		ns	
tPD	Power-down time after chip selection		8		10		12	ns	

## (3) TIMING DIAGRAMS FOR READ CYCLE

## Read cycle 1



## Read cycle 2 (Note 2)




- Note 2. Addresses valid prior to or coincident with  $\bar{S}$  transition low.  
 3. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.  
 4. Hatching indicates the state is don't care.  
 5. Addresses and  $\bar{S}$  valid prior  $\bar{OE}$  transition low by ( $ta(A) - ta(OE)$ ,  $ta(S) - ta(OE)$ ).

## (4) WRITE CYCLE


Symbol	Parameter	Limits						Unit	
		M5M52B88-8		M5M52B88-10		M5M52B88-12			
		Min	Max	Min	Max	Min	Max		
tcw	Write cycle time	8		10		12		ns	
tsu(S)	Chip select setup time	7		9		10		ns	
tsu(A)1	Address setup time( $\bar{W}$ )	0		0		0		ns	
tsu(A)2	Address setup time( $\bar{S}$ )	0		0		0		ns	
tw(W)	Write pulse width	7		9		10		ns	
trec(W)	Write recovery time	0		0		0		ns	
tsu(D)	Data setup time	4		5		6		ns	
th(D)	Data hold time	0		0		0		ns	
tdis(W)	Output disable time from $\bar{W}$	0	4	0	5	0	6	ns	
tdis(OE)	Output disable time from $\bar{OE}$	0	4	0	5	0	6	ns	
ten(W)	Output enable time from $\bar{W}$	0		0		0		ns	
ten(OE)	Output enable time from $\bar{OE}$	0		0		0		ns	
tsu(A- $\bar{W}H$ )	Address to $\bar{W}$ high	7		9		10		ns	
tsu(A- $\bar{S}H$ )	Address to $\bar{S}$ high	7		9		10		ns	

## (5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 ( $\bar{W}$  control mode)

## M5M52B88J-8,-10,-12

262144-BIT (32768-WORD BY 8-BIT) BICMOS STATIC RAM

Write cycle 2 ( $\bar{S}$  control mode)

Note 6. When the falling edge of  $\bar{W}$  is simultaneous or prior to the falling edge of  $\bar{S}$ , the output is maintained in the high impedance.