- Member of the Texas Instruments *Widebus™* Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SN74AVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES156E – DECEMBER 1998 – REVISED DECEMBER 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16373 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)								
10E [1	48] 1LE					
1Q1 [2	47] 1D1					
1Q2 [3	46] 1D2					
GND [4	45] GND					
1Q3 [5	44] 1D3					
1Q4 [6	43] 1D4					
V _{CC} [7	42] V _{CC}					
1Q5 [8	41] 1D5					
1Q6 [9	40] 1D6					
GND [10	39] GND					
1Q7 [11	38] 1D7					
1Q8 [12	37] 1D8					
2Q1 [13	36] 2D1					
2Q2 [14	35] 2D2					
GND [15	34] GND					
2Q3 [16	33] 2D3					
2Q4 [17	32] 2D4					
V _{CC} [18	31] V _{CC}					
2Q5 [19	30] 2D5					
2Q6 [20	29] 2D6					
GND [21	28] GND					
2Q7 [22	27] 2D7					
2Q8 [23	26] 2D8					
2OE]	24	25] 2LE					



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156E – DECEMBER 1998 – REVISED DECEMBER 1999


FUNCTION TABLE (each 8-bit latch)							
	OUTPUT						
OE	LE	D	Q				
L	Н	Н	Н				
L	Н	L	L				
L	L	Х	Q ₀				
Н	Х	Х	Z				

logic symbol[†]

10E 1LE 20E 2LE 1D1	1 A8 24 A 25 47	1EN C3 2EN C4 3D	1 \(\not\)	2	1Q1
1D2	46	<u> </u>		3	1Q2
1D3	44	<u> </u>		5	1Q3
1D4	43			6	1Q4
1D5	41	<u> </u>		8	1Q4
1D5	40	<u> </u>		9	1Q5
	38			11	
1D7	37	 		12	1Q7
1D8	36			13	1Q8
2D1	35	4D	2 ▽	14	2Q1
2D2	33			16	2Q2
2D3	32	 		17	2Q3
2D4	30	 		19	2Q4
2D5	29	ļ		20	2Q5
2D6	27	1		22	2Q6
2D7	26	ļ		23	2Q7
2D8					2Q8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74AVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES156E – DECEMBER 1998 – REVISED DECEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES156E - DECEMBER 1998 - REVISED DECEMBER 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNI		
\/	Supply welfage	Operating	1.4	3.6	v		
VCC	Supply voltage	Data retention only	1.2		v		
		V _{CC} = 1.2 V	VCC				
		V _{CC} = 1.4 V to 1.6 V	0.65 × V _{CC}				
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7				
		$V_{CC} = 3 V \text{ to } 3.6 V$	2				
		V _{CC} = 1.2 V		GND			
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	V		
VIL		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8			
VI	Input voltage		0	3.6	V		
	Output veltege	Active state	0	VCC	v		
VO	Output voltage	3-state	0	3.6	v		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	1		
	Static high-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4			
IOHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	- mA		
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12			
		V _{CC} = 1.4 V to 1.6 V		2			
	Statia low loval output aurrent [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4			
IOLS	Static low-level output current [†]	V_{CC} = 2.3 V to 2.7 V		8	mA		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12			
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/\		
Тд	Operating free-air temperature		-40	85	°C		

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156E - DECEMBER 1998 - REVISED DECEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
VOH		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	VIH = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ιį	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μA	
loff	•	V _I or V _O = 3.6 V		0			±10	μA	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
	Controlinguite			2.5 V		3			
0	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V		3		- 5	
Ci	Data innuta			2.5 V		2.5		pF	
	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		2.5			
<u> </u>	Quitauta			2.5 V		6.5		~ [
Co	Outputs	Outputs $V_O = V_{CC} \text{ or } GND$				3.3 V	6.5		pF

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high					2.2		2		1.8		ns
t _{su}	Setup time, data before LE \downarrow	1.7		1.2		1.1		0.9		0.8		ns
th	Hold time, data after LE \downarrow	2		1.1		1.1		1.1		1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)


PARAMETER			PARAMETER FROM TO (INPUT) (OUTPUT)		V _{CC} = 1.2 V	۲ <mark>0. ۲</mark> V _{CC} =	1.5 V 1 V	V _{CC} = ± 0.1		×CC = ± 0.2		= ۷ _{CC} ± 0.3		UNIT
		(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
+ .	D	Q	5.8	1.2	6.8	1	5.7	0.8	3.3	0.7	2.8	200		
^t pd	LE	Q	7.2	1.4	8.3	1.1	6.6	0.8	4	0.7	3.2	ns		
t _{en}	OE	Q	7.4	1.6	8.8	1.6	6.7	1.4	4.3	0.7	3.4	ns		
^t dis	OE	Q	8.4	2.5	9.4	2.3	7.8	1.3	4.2	1.2	3.9	ns		



SCES156E - DECEMBER 1998 - REVISED DECEMBER 1999


operating characteristics, T_A = 25°C

PARAMETER			TEST	TEST CONDITIONS $V_{CC} = 1.8 V V_{CC} = 2.5 V V_{CC}$		V _{CC} = 3.3 V	UNIT	
PARAMETER		TEST CONDITIONS		TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	$c_{1} = 0$	f - 10 MH7	40	43	47	ъE
Cpd	capacitance	Outputs disabled	$C_{L} = 0,$	f = 10 MHz	20	22	24	pF




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.





SCES156E - DECEMBER 1998 - REVISED DECEMBER 1999




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.

 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpi H and tpHi are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - ${\sf D}. \ \ {\sf The outputs are measured one at a time with one transition per measurement.}$
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SCES156E - DECEMBER 1998 - REVISED DECEMBER 1999



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated