


**FIGURE 1 — Pin Configuration**

A0 - A18	Address Inputs
I/O0 - I/O7	Data Input/Output
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
$V_{cc}$	+5.0V Power
$V_{ss}$	Ground

**Pin Description**



**FIGURE 2 — Block Diagram**

## WS-512K8-XPX

### 512K x 8 CMOS SRAM Module High Speed

#### FEATURES

- Access Times of 25 to 70nS
- Plastic/FR4 Substrate
- 32 Pin DIP, JEDEC Approved Pinout
- Commercial and Industrial Temperature Ranges
- 5 Volt Operation
- All CMOS Fully Static Design, No Clock
- Battery Back-Up Operation
- TTL Compatible Inputs and Outputs
- Onboard Decoupling Capacitors

#### DESCRIPTION

The White Technology model WS-512K8-XPX is a 512K x 8 CMOS SRAM module, constructed of four 128K x 8 SOJ SRAMs mounted on a FR4 laminate. Featuring JEDEC standard pinouts, the device provides 512K bytes of read/write low power memory. The device is well suited for battery backed operation and will retain data at voltages as low as 2.0 volts.

Inputs and outputs are TTL compatible. The logic levels and drive capabilities permit the memory to interface with most digital logic systems. Since the device is all CMOS, low power operation for standby applications such as battery backed systems is straightforward.

The memory features low power consumption. In typical systems where multiple modules are operating using chip select to activate each device, the overall current requirement is only slightly above that for one unit. Those units not selected require only standby current.

WHTE5011

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Commercial	Industrial	Unit
Operating Temperature	T <sub>A</sub>	0 to 70	-40 to +85	°C
Storage Temperature	T <sub>STG</sub>	-40 to +85	-55 to +125	°C
Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	-0.5 to 7.0	V
Signal Voltage Relative to GND	V <sub>G</sub>	-0.6 to +6.25	-0.6 to +6.25	V

## TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Device Current
H	X	X	Standby	High Z	Standby (deselect/power down)
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Read	High Z	Active (deselect)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp. (Com)	T <sub>A</sub>	0	+70	°C

## CAPACITANCE

(T<sub>A</sub> = 25°C)

Parameter	Symbol	Condition	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V, f = 1.0MHz	20	pF

This parameter is guaranteed by design but not tested.

## DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = 0°C to 70°C)

Parameter	Symbol	Conditions	-25		-35		-45		-55		-70		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND or V <sub>CC</sub>		5		5		5		5		5	µA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		5		5		5		5		5	µA
Dynamic Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , Duty Cycle = Max		65		65		65		65		65	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>CC</sub> , $\overline{OE}$ = V <sub>IH</sub> , Duty Cycle = Max		4		4		4		4		4	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min		0.4		0.4		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = Min	2.4		2.4		2.4		2.4		2.4		V

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to 85°C)

Parameter	Symbol	Conditions	-25		-35		-45		-55		-70		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND or V <sub>CC</sub>		5		5		5		5		5	µA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		5		5		5		5		5	µA
Dynamic Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , Duty Cycle = Max		75		75		75		75		75	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>CC</sub> , $\overline{OE}$ = V <sub>IH</sub> , Duty Cycle = Max		5		5		5		5		5	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min		0.4		0.4		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = Min	2.4		2.4		2.4		2.4		2.4		V

## AC TEST CONDITIONS

Parameter	Typ.	Unit
Input Pulse Level	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Load Capacitance	100	pF

### Notes:

V<sub>Z</sub> is programmable from -2V to +7V

I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA

Tester Impedance Z<sub>0</sub> = 75 Ω

V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub> (i.e. (2.4 + 0.4)/2 = 1.4V)

I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.

ATE Tester Includes Jig Capacitance




FIGURE 3 — AC Test Circuit

**AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V)


Parameter	Symbol	-25		-35		-45		-55		-70		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	25		35		45		55		70		nS
Address Access Time	tAA		25		35		45		55		70	nS
Data Hold from Address Change	toH	4		4		4		4		5		nS
Chip Select Access	tACS		25		35		45		55		70	nS
Output Enable to Output Valid	toE		15		20		25		30		45	nS
Chip Select to Output in Low Z	tCLZ <sup>1</sup>	5		5		5		5		5		nS
Output Enable to Output in Low Z	tOLZ <sup>1</sup>	0		0		0		0		0		nS
Chip Deselect to Output in High Z	tCHZ <sup>1</sup>		12		15		20		25		30	nS
Output Disable to Output in High Z	toHZ <sup>1</sup>		12		15		20		25		30	nS

1. This parameter is guaranteed by design but not tested.

Parameter	Symbol	-25		-35		-45		-55		-70		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	25		35		45		55		70		nS
Chip Select to End of Write	tcw	20		30		40		45		50		nS
Address Valid to End of Write	tAW	20		30		40		45		50		nS
Data to Write-Time Overlap	tdw	15		18		20		25		30		nS
Data Hold from Write Time	tdH	0		0		0		0		0		nS
Write Pulse Width	tWP	20		25		35		40		50		nS
Address Setup Time	tAS	0		0		0		0		0		nS
Write Recovery Time	tWR	0		0		0		0		5		nS
Output Active from End of Write	tOW <sup>1</sup>	5		5		5		5		5		nS
Write to Output in High Z	tWHZ <sup>1</sup>		10		15		15		20		25	nS


1. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORMS**



**FIGURE 4 — Read Cycle Timing**

1. Measured ± 200mV steady state; guaranteed by design but not tested.



**FIGURE 5 — Write Cycle Timing WE Controlled**

1. I/O pins are in their output state, input signals must not be applied.
2. This parameter is guaranteed by design but not tested.
3. A write occurs during the overlap (tWP) of a low CS and a low WE.

## DATA RETENTION CHARACTERISTICS

(TA = 0°C TO +70°C)

Parameter	Symbol	Conditions	-25			-35			-45			-55			-70			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - .2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	ICCDR1	V <sub>CC</sub> = 3V		375	1000		375	1000		375	1000		375	1000		375	1000	μA
	ICCDR2	V <sub>CC</sub> = 2V		200	500		200	500		200	500		200	500		200	500	μA

(TA = -40°C TO +85°C)


Parameter	Symbol	Conditions	-25			-35			-45			-55			-70			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - .2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	ICCDR1	V <sub>CC</sub> = 3V		375	1500		375	1500		375	1500		375	1500		375	1500	μA
	ICCDR2	V <sub>CC</sub> = 2V		200	800		200	800		200	800		200	800		200	800	μA

## ORDERING INFORMATION


### TEMPERATURE RANGE OPTIONS

- C Commercial 0°C to +70°C
- I Industrial -40°C to +85°C

### WS - 512K 8 - XX P XX



## PACKAGE OUTLINE



"This data has been carefully checked and is believed to be accurate. The information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose. White Technology reserves the right to change specifications at any time without notice."

## White Technology, Inc.

A wholly owned subsidiary of Bowmar Instrument Corporation  
 4246 East Wood Street Phoenix, Arizona 85040  
 Tel: 602-437-1520 Fax: 602-437-9120