

**M5M51004P,J-25,-35,-45,-25L,-35L,-45L**


1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**DESCRIPTION**

The M5M51004 is a family of 262144-word by 4-bit static RAMs, fabricated with the high-performance CMOS silicon-gate process and designed for high-speed application. These devices operate on a single 5V supply, and are TTL compatible. They include a power-down feature as well.

**FEATURES**


- Fast access time M5M51004P,J-25,-25L.....25ns(max)  
M5M51004P,J-35,-35L.....35ns(max)  
M5M51004P,J-45,-45L.....45ns(max)
- Low power dissipation Active ..... 400mW(typ)  
Stand by ..... 5mW(typ)
- Power down by  $\bar{S}$
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by  $\bar{S}$
- $\bar{OE}$  prevents data contention in the I/O bus

**PIN CONFIGURATION (TOP VIEW)****PACKAGE**

M5M51004P ..... 28pin 400mil DIP  
 M5M51004J ..... 28pin 400mil SOJ

**APPLICATION**

High-speed memory systems

**BLOCK DIAGRAM**

**M5M51004P,J-25,-35,-45,-25L,-35L,-45L**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**FUNCTION**

A write operation is executed during the  $\bar{S}$  low and  $\bar{W}$  low overlap time. In this period address signals must be stable. When  $\bar{W}$  is low, the DQ terminals are maintained in the high impedance state, so it is possible to connect D and Q terminal directly.

In a read operation, after setting  $\bar{W}$  to high, and  $\bar{S}$  and  $\bar{OE}$  to low if the address signals are stable, the data is available at DQ terminal.

When  $\bar{S}$  is high, the chip is the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance) state, useful for OR-tie with other devices.

Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5*~7	V
Vi	Input voltage		-3.5*~7	V
Vo	Output voltage		-3.5*~7	V
Pd	Power dissipation		1	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C
T <sub>stg(bias)</sub>	Storage temperature		-10~85	°C

\* Pulse width  $\leq$  20ns, in case of DC : -0.5V

**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 0\sim 70^\circ C$ ,  $Vcc = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.5*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA		0.4		V
I <sub>i</sub>	Input current	V <sub>i</sub> = 0~V <sub>cc</sub>		2	μA	
I <sub>oz</sub>	Off-state output current	V <sub>i(s)</sub> = V <sub>IH</sub> , V <sub>o</sub> = 0~V <sub>cc</sub>		10	μA	
I <sub>cc1</sub>	Supply current from V <sub>cc</sub>	V <sub>i(s)</sub> = V <sub>IL</sub> Output open	AC (Min cycle) DC	60	75	mA
I <sub>cc2</sub>	Stand by current	V <sub>i(s)</sub> = V <sub>IH</sub>	AC (Min cycle) DC		40 30	mA
I <sub>cc3</sub>	Stand by current	V <sub>i(s)</sub> ≥ V <sub>cc</sub> - 0.2V Other V <sub>i</sub> ≤ 0.2V or V <sub>i</sub> ≥ V <sub>cc</sub> - 0.2V	-25, -35, -45 -25L, -35L, -45L	1 10	10 100	mA μA

\* Pulse width  $\leq$  20ns, in case of DC : -0.5V

**CAPACITANCE** ( $T_a = 0\sim 70^\circ C$ ,  $Vcc = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance	V <sub>i</sub> = GND, V <sub>i</sub> = 25mVrms, f = 1MHz			6	pF
C <sub>o</sub>	Input output capacitance	V <sub>i/o</sub> = GND, V <sub>i/o</sub> = 25mVrms, f = 1MHz			6	pF

Note 1. Current flowing into an IC is positive, out is negative.

\* C<sub>i</sub>, C<sub>o</sub> are periodically sampled and are not 100% tested.

**M5M51004P,J-25,-35,-45,-25L,-35L,-45L**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)**(1) MEASUREMENT CONDITIONS**

- Input pulse levels .....  $V_{IH} = 3V$ ,  $V_{IL} = 0V$   
 Input rise and fall time ..... 3ns  
 Input timing reference levels .....  $V_{IH} = 1.5V$ ,  $V_{IL} = 1.5V$   
 Output timing reference levels .....  $V_{OH} = 1.5V$ ,  $V_{OL} = 1.5V$




Fig.1 Output load

Fig. 2 Output load for  $t_{en}$ ,  $t_{dis}$ **(2) READ CYCLE**




Symbol	Parameter	Limits								Unit
		M5M51004-25,25L			M5M51004-35,35L			M5M51004-45,45L		
Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
$t_{CR}$	Read cycle time	25			35			45		ns
$t_{A(A)}$	Address access time			25			35			45
$t_{A(S)}$	Chip select access time			25			35			45
$t_{A(OE)}$	Output enable access time			13			18			23
$t_{V(A)}$	Data valid time after address	5			5			5		ns
$t_{en(S)}$	Output enable time from $\bar{S}$ low	5			5			5		ns
$t_{dis(S)}$	Output disable time from $\bar{S}$ high	0		15	0		20	0		20
$t_{en(OE)}$	Output enable time after $\bar{OE}$ low	0			0			0		ns
$t_{dis(OE)}$	Output disable time after $\bar{OE}$ high	0		10	0		10	0		15
$t_{PU}$	Power-up time after chip selection	0			0			0		ns
$t_{PD}$	Power-down time after chip selection			25			35			45

**(3) WRITE CYCLE**

Symbol	Parameter	Limits								Unit
		M5M51004-25,25L			M5M51004-35,35L			M5M51004-45,45L		
Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
$t_{CW}$	Write cycle time	25			35			45		ns
$t_{su(S)}$	Chip select set up time	20			30			35		ns
$t_{su(A)1}$	Address set up time( $W$ )	0			0			0		ns
$t_{su(A)2}$	Address set up time( $\bar{S}$ )	0			0			0		ns
$t_{w(W)}$	Write pulse width	20			30			35		ns
$t_{rec(W)}$	Write recovery time	3			3			3		ns
$t_{su(D)}$	Data set up time	15			15			20		ns
$t_{h(D)}$	Data hold time	0			0			0		ns
$t_{dis(W)}$	Output disable time from $\bar{W}$ low	0		10	0		15	0		15
$t_{en(W)}$	Output enable time from $\bar{W}$ high	0			0			0		ns
$t_{su(A-WH)}$	Address to $\bar{W}$ high	20			30			35		ns
$t_{dis(OE)}$	Output disable time after $\bar{OE}$ high	0		10	0		10	0		15
$t_{en(OE)}$	Output enable time after $\bar{OE}$ low	0			0			0		ns

**M5M51004P,J-25,-35,-45,-25L,-35L,-45L**



1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**(4) TIMING DIAGRAMS FOR READ CYCLE****Read cycle 1****Read cycle 2 (Note 2)****Read cycle 3 (Note 4)**Note 2 Addresses valid prior to or coincident with  $\overline{S}$  transition low.3. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Fig. 2.4. Address and  $\overline{S}$  valid prior to  $\overline{OE}$  transition low by  $(ta(A) - ta(OE))$ ,  $(ta(S) - ta(OE))$ .

## M5M51004P, J-25,-35,-45,-25L,-35L,-45L

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

## (5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 ( $\bar{W}$  control)Write cycle 2 ( $\bar{S}$  control)

Note 5. Hatching indicates the states don't care.

6. When the falling edge of  $\bar{W}$  is simultaneously or prior to the falling edge of  $\bar{S}$ , the outputs are maintained in the high impedance.\*  $ten$ ,  $tdis$  are periodically sampled and are not 100% tested.

**M5M51004P,J-25,-35,-45,-25L,-35L,-45L**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**POWER DOWN CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power down supply voltage	$V_i(\bar{S}) \geq V_{CC} - 0.2V$ $V_i \geq V_{CC} - 0.2V$ or $0V \leq V_i \leq 0.2V$	2			V
V <sub>i(S)</sub>	Chip select input voltage		V <sub>CC</sub> -0.2			V
t <sub>su(PD)</sub>	Power down setup time		0			ns
t <sub>rec(PD)</sub>	Power down recovery time	0V $\leq V_i \leq 0.2V$	-25L	25		ns
			-35L	35		
I <sub>CC(PD)</sub>	Power down supply current		-45L	45		
	V <sub>CC</sub> = 3.0V			50	$\mu\text{A}$	
		V <sub>CC</sub> = 5.5V				100

Note 7. This is only M5M51004P, J-25L, -35L, -45L.

**TIMING WAVEFORM FOR POWER DOWN**