



MOTOROLA

Dual D Type Master-Slave Flip-Flop

**ELECTRICALLY TESTED PER:
5962-8756101**

The 10H531 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- 340 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

2

FUNCTION	PIN ASSIGNMENTS			BURN-IN (CONDITION C)
	DIL	FLATS	LCC	
VCC1	1	5	2	GND
Q ₁	2	6	3	51 Ω to V _{TT}
\overline{Q}_1	3	7	4	51 Ω to V _{TT}
R ₁	4	8	5	51 Ω to V _{TT}
S ₁	5	9	7	GND
\overline{CE}_1	6	10	8	OPEN
D ₁	7	11	9	OPEN
V _{EE}	8	12	10	V _{EE}
C _C	9	13	12	OPEN
D ₂	10	14	13	OPEN
\overline{CE}_2	11	15	14	OPEN
S ₂	12	16	15	GND
R ₂	13	1	17	51 Ω to V _{TT}
\overline{Q}_2	14	2	18	51 Ω to V _{TT}
Q ₂	15	3	19	51 Ω to V _{TT}
VCC2	16	4	20	GND

BURN - IN CONDITIONS:
V_{TT} = - 2.0 V MAX/ - 2.2 V MIN
V_{EE} = - 5.7 V MAX/ - 5.2 V MIN

Military 10H531




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: 5962-8756101
 - 3) 883: 10H531/BXAJC
- X = CASE OUTLINE AS FOLLOWS:**

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

**The letter "M" appears before
the slash on LCC.**



LOGIC DIAGRAM



10H531

R-S Truth Table		
R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.


N.D. = Not Defined

A clock H is a clock transition from a Low to High state

Clock Truth Table		
C	D	Q_{n+1}
L	\emptyset	Q_n
H	L	L
H	H	H


\emptyset = Don't Care

$C = \overline{C_E} + C_C$



L1=L2: Matched for equal time delays

Set and Reset



Clock Data




Figure 1. Switching Test Circuit and Waveforms

10H531

2






Figure 2. Toggle Frequency Test Circuit




Note: Do not remove power during sequence of tests.

Figure 3. Timing Diagram




NOTES

1. t_{hold} is min. time after positive transition of the clock pulse that information must remain unchanged at the data input.
2. For all t_{hold} tests, pulse width should not be less than 20 ns.



NOTES

1. t_{setup} is the min. time before the positive transition of the clock information must be present at the data input.
2. For all setup tests, pulse widths should not be less than 20 ns.



Data precedes clock by ≤ 1.5 ns (setup)

Figure 4. THOLD Waveforms

10H531 QUIESCENT LIMIT TABLE*

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEEL	VEE1	VEE2	
T _A = 25 °C	-0.780	-1.950	-1.110	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	
T _A = 125 °C	-0.650	-1.950	-0.960	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	
T _A = -55 °C	-0.840	-1.950	-1.160	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 2.0 V, Output Load = 100 Ω to GND					
Functional Parameters:		Subgroup 9	Subgroup 10	Subgroup 11	Subgroup 9	Subgroup 10	Subgroup 11		V _{IN}	V _{OUT}	V _{CC}	VEEL	P.U.T	
t _r	Rise Time	0.5	2.0	0.6	2.2	0.45	1.8	ns	4, 5	3	1, 16	8	2, 14, 15	
t _f	Fall Time	0.5	2.0	0.6	2.2	0.45	1.8	ns	4, 5	3	1, 16	8	2, 14, 15	
t _{pd}	Propagation Delay CLK, CE, Set, Reset	0.7	2.15	0.7	2.2	0.6	2.1	ns	10, 11	15	1, 16	8	2, 3, 14	
t _{SET}	Set Up Time	0.7		0.7		0.7		ns	6, 7, 10, 11	2, 15	1, 16	8	2, 3, 14, 15	
t _{HOLD}	Hold Time	0.8		0.8		0.8		ns	6, 7, 10, 11	2, 15	1, 16	8	2, 3, 14, 15	
f _{og}	Toggle Frequency	250		250		250		MHZ					(See Fig. 2)	