

CAT28F010/CAT28F010I

1 Megabit CMOS FLASH MEMORY

FEATURES

- Fast Read Access Time: 120/150/200 ns
- Low Power CMOS Dissipation:
- -Active: 30 mA max (CMOS/TTL levels)
- -Standby: 1 mA max (TTL levels)
- -Standby: 100 µA max (CMOS levels)
- High Speed Programming:
 - -10 µS per byte
 - -2 Sec Typ Chip Program
- 12.0V ± 5% Programming and Erase Voltage

- Stop Timer for Program/Erase
- On-Chip Address and Data Latches
- **JEDEC Standard Pinouts:**
 - -32 pin DIP
 - -32 pin PLCC
 - -32 pin TSOP (8 x 14; 8 x 20)
- 10,000 Program/Erase Cycles
- 10 Year Data Retention
- Electronic Signature


DESCRIPTION

The CAT28F010/CAT28F010I is a high speed 128K x 8 bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 1 second.

It is pin and Read timing compatible with standard EPROM and E²PROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus, using a

two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.


The CAT28F010/CAT28F010I is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32 pin plastic DIP, 32 pin PLCC or 32 pin TSOP packages.



PIN CONFIGURATION

17 1/03

V_{SS} □ 16




PIN FUNCTIONS


Pin Name	Туре	Function						
A ₀ -A ₁₆	Input	Address Inputs for memory addressing						
1/00-1/07	I/O	Data Input/Output						
CE	Input	Chip Enable						
ŌĒ	Input	Output Enable						
WE	Input	Write Enable						
Vcc		Voltage Supply						
V _{SS}		Ground						
V _{PP}		Program/Erase Voltage Supply						

TSOP Package (Standard Pinout)

5108 FHD F01



TSOP Package (Reverse Pinout)



5108 FHD F14

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
N _{END} (3)	Endurance	1K, 10K		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽³⁾	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V _{ZAP} (3)	ESD Susceptibility	2000	· -	Volts	MIL-STD-883, Test Method 3015
I _{LTH} (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE TA = 25°C, f = 1.0 MHz

		Lir	nits		
Symbol	Test	Min	Max.	Units	Conditions
C _{IN} (3)	Input Pin Capacitance		6	pF	V _{IN} = 0V
C _{OUT} (3)	Output Pin Capacitance		10	pF	V _{OUT} = 0V
C _{VPP} (3)	V _{PP} Supply Capacitance		25	pF	V _{PP} = 0V

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

D.C. OPERATING CHARACTERISTICS

CAT28F010 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. CAT28F010I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
Լլլ	Input Leakage Current		±1.0	μА	$V_{IN} = V_{CC} \text{ or } V_{SS}$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
ILO	Output Leakage Current		±10	μΑ	$V_{OUT} = V_{CC} \text{ or } V_{SS},$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
I _{SB1}	V _{CC} Standby Current CMOS		100	μΑ	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I _{SB2}	V _{CC} Standby Current TTL		1.0	mA	$\overline{CE} = V_{IH}, V_{CC} = 5.5V$
Icc ₁	V _{CC} Active Read Current		30	mA	$V_{CC} = 5.5V$, $\overline{CE} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 6$ MHz
I _{CC2} (3)	V _{CC} Programming Current		15	mA	V _{CC} = 5.5V, Programming in Progress
lcc3 ⁽³⁾	V _{CC} Erase Current		15	mA	V _{CC} = 5.5V, Erasure in Progress
I _{CC4} ⁽³⁾	V _{CC} Prog./Erase Verify Current		15	mA	V _{PP} = V _{PPH} , Program or Erase Verify in Progress
IPPS	V _{PP} Standby Current		±10	μΑ	VPP = VPPL
IPP1	V _{PP} Read Current		200	μΑ	VPP = VPPH
l _{PP2} ⁽³⁾	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} , Programming in Progress
I _{PP3} ⁽³⁾	V _{PP} Erase Current		30	mĀ	V _{CC} = 5.5V, Erasure in Progress
I _{PP4} ⁽³⁾	V _{PP} Prog./Erase Verify Current		5.0	mA	V _{PP} = V _{PPH} , Program or Erase Verify in Progress
VIL	Input Low Level TTL	-0.5	0.8	V	
V _{ILC}	Input Low Level CMOS	-0.5	0.8	V	
V _{OL}	Output Low Level		0.45	V	$I_{OL} = 5.8 \text{mA}, V_{CC} = 4.5 \text{V}$
VIH	Input High Level TTL	2.0	V _{CC} +0.5	٧	
V _{IHC}	Input High Level CMOS	0.7 V _{CC}	V _{CC} +0.5	V	
V _{OH}	Output High Level TTL	2.4		٧	$l_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V _{OH1}	Output High Level CMOS	0.85 V _{CC}		٧	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V _{OH2}	Output High Level CMOS	V _{CC} -0.4		V	$I_{OH} = -400 \mu A$, $V_{CC} = 4.5 V$
V _{ID}	A ₉ Signature Voltage	11.4	13.0	٧	A ₉ = V _{ID}
I _{ID}	A ₉ Signature Current		200	μΑ	A ₉ = V _{ID}
V _{LO}	V _{CC} Erase/Prog. Lockout Voltage	2.5		V	

⁽³⁾ This parameter is tested initially and after a design or process change that affects the parameter.

SUPPLY CHARACTERISTICS


		Liı		
Symbol	Parameter	Min	Max.	Unit
Vcc	V _{CC} Supply Voltage	4.5	5.5	V
V _{PPL}	V _{PP} During Read Operations	0	6.5	V
V _{PPH}	V _{PP} During Read/Erase/Program	11.4	12.6	V


A.C. CHARACTERISTICS, Read Operation

CAT28F010 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. CAT28F010I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

			28F010-12 28F010I-12		28F010-15 28F010I-15		28F010-20 28F010I-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	120		150		200		ns
tce	CE Access Time		120		150		200	ns
tacc	Address Access Time		120		150		200	ns
toE	OE Access Time		50		55	-	60	ns
tон	Output Hold from Address OE/CE Change	0		0		0		ns
t _{OLZ} (3)(9)	OE to Output in Low-Z	0	-	0		0		ns
tLZ ⁽³⁾⁽⁹⁾	CE to Output in Low-Z	0		0		0		ns
t _{DF} ⁽³⁾⁽⁵⁾	OE High to Output High-Z		30	-	35		40	ns
t _{EHQZ} (3)(5)	CE High to Output High-Z		55		55		55	ns
twHGL ⁽³⁾	Write Recovery Time Before Read	6		6		6		μs

Figure 1. A.C. Testing Input/Output Waveform⁽⁶⁾(7)(8)





- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (5) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (6) Input Rise and Fall Times (10% to 90%) < 10 ns.
- (7) Input Pulse Levels = 0.45V and 2.4V.
- (8) Input and Output Timing Reference = 0.8V and 2.0V.
- (9) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

A.C. CHARACTERISTICS, Program/Erase Operation

CAT28F010 T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. CAT28F010I T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

		28F010-12 28F010I-12			10-15 10l-15		10-20 10l-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	120		150		200		ns
tas	Address Setup Time	0		0		0		ns
tah	Address Hold Time	60		60	_	75		ns
t _{DS}	Data Setup Time	50		50		50		ns
t _{DH}	Data Hold Time	10		10		10		ns
tcs	CE Setup Time	0		0		0		ns
tch	CE Hold Time	0		0		0		ns
twp	WE Pulse Width	60		60		60		ns
twpH	₩Ē High Pulse Width	20		20		20		ns
twpwH1 ⁽¹¹⁾	Program Pulse Width	10		10		10		μs
twpwH2 ⁽¹¹⁾	Erase Pulse Width	9.5		9.5		9.5		ms
twpgl	Write Recovery Time Before Read	6		6		6		μs
tgHWL	Read Recovery Time Before Write	0		0		0		μs
t _{VPEL}	V _{PP} Setup Time to CE	100		100		100		ns

ERASE AND PROGRAMMING PERFORMANCE(10)

	28F010-12 28F010I-12		28F010-15 28F010I-15			28F010-20 28F010I-20				
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time(12)(14)		1.0	10		1.0	10		1.0	30	sec
Chip Program Time ⁽¹²⁾⁽¹³⁾		2	12.5		2	12.5		2	12.5	sec

⁽¹⁰⁾ Please refer to Supply characteristics for the value of V_{PPH} and V_{PPL}. The V_{PP} supply can be either hardwired or switched. If V_{PP} is switched, V_{PPL} can be ground, less than V_{CC} + 2.0V or a no connect with a resistor tied to ground.

⁽¹¹⁾ Program and Erase operations are controlled by internal stop timers.

^{(12) &#}x27;Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V Vpp.

⁽¹³⁾ Minimum byte programming time (excluding system overhead) is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/byte (16 μs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.

⁽¹⁴⁾ Excludes 00H Programming prior to Erasure.

FUNCTION TABLE(15)

Mode	CE	ŌĒ	WE	V _{PP}	I/O	Notes
Read	VIL	VIL	V _{IH}	V _{PPL}	Dout	
Output Disable	V _{IL}	V _{IH}	ViH	Х	High-Z	
Standby	VIH	Х	Х	V _{PPL}	High-Z	
Signature (MFG)	VIL	VIL	V _{IH}	Х	31H	A ₀ = V _{IL} , A ₉ = 12V
Signature (Device)	VIL	VIL	V _{IH}	Х	B4H	$A_0 = V_{IL}, A_9 = 12V$
Program/Erase	VIL	V _{IH}	V _{IL}	V _{PPH}	Din	See Command Table
Write Cycle	VIL	V _{IH}	V _{IL}	V _{PPH}	DiN	During Write Cycle
Read Cycle	VIL	VIL	V _{IH}	V _{PPH}	Dout	During Write Cycle

WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when Vpp is high and the instruction byte is latched on the rising edge of $\overline{\mathsf{WE}}$. Write cycles also internally latch addresses and data required for programming and erase operations.

				Pins	-			
	Firs	t Bus Cycle		Second Bus Cycle				
Mode	Operation	Address	D _{IN}	Operation	Address	DiN	Dout	
Set Read	Write	Х	00H	Read	Any		D _{OUT}	
Read Sig. (MFG)	Write	Х	90H	Read	00	• • • •	31H	
Read Sig. (Device)	Write	Х	90H	Read	01		B4H	
Erase	Write	Х	20H	Write	Χ	20H		
Erase Verify	Write	Х	A0H	Read	Х		Dout	
Program	Write	X	40H	Write	A _{IN}	Din		
Program Verify	Write	Х	COH	Read	Х		Dout	
Reset	Write	Х	FFH	Write	Х	FFH		

Note:

(15) Logic Levels: $X = \text{Logic 'Do not care'} (V_{IH}, V_{IL}, V_{PPL}, V_{PPH})$

READ OPERATIONS

Read Mode

A Read operation is performed with both \overline{CE} and \overline{OE} low and with \overline{WE} high. Vpp can be either high or low, however, if Vpp is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 17 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A_9 or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the \overline{CE} and \overline{OE} pins low (with \overline{WE} high), and applying the required high voltage on address pin A9 while all other address lines are held at V_{IL} .

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O₀ to I/O₇:

CATALYST Code =
$$00110001$$
 (31H)


A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .

28F010/28F010l Code = 1011 0100 (B4H)

Standby Mode

With \overline{CE} at a logic-high level, the CAT28F010/CAT28F010I is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

Figure 3. A.C. Timing for Read Operation



WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or E²PROM Read.

Signature Mode


An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register while keeping VPP high. A read cycle from address 0000H with \overline{CE} and \overline{DE} low (and \overline{WE} high) will output the device signature.

CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_7 .

28F010/28F010l Code = 1011 0100 (B4H)

Figure 4. A.C. Timing for Erase Operation



Erase Mode


During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of $\overline{\text{WE}}$, at which time the Erase Verify command

(A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when \overline{WE} goes high. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

TIMING PARAMETER SYMBOLS

Standard	JEDEC	Standard	JEDEC							
tas	tavwl	tLZ	tELQX							
t _{AH}	twlax	toE	tGLQV							
tcE	tELQV	toLZ	tGLQX							
tch	twhen	t _{RC}	tavav							
tcs	telwl	twc	tavav							
tDF	tGHQZ	twp	twLwH							
t _{DH}	twHDX	twph	twhwL							
t _{DS}	tоvwн									

Figure 5. Chip Erase Algorithm(16)



(16) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5108 FHD F10

Erase-Verify Mode


The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

Programming Mode

The programming operation is initiated using the programming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command

register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of \overline{WE} , while the data is latched on the rising edge of \overline{WE} . The program operation terminates with the next rising edge of \overline{WE} . An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

Figure 6. A.C. Timing for Programming Operation



Program-Verify Mode


A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Program-

verify operation is initiated by writing C0H into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify V_{CC} . Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

TIMING PARAMETER SYMBOLS

Standard	JEDEC	Standard	JEDEC		
tas	tavwl	tLZ	t _{ELQX}		
tah	twlax	toE	tGLQV		
tce	tELQV	toLZ	tGLQX		
tсн	twhen	t _{RC}	tavav		
tcs	tELWL	twc	tavav		
tDF	tGHQZ	twp	twLwH		
t _{DH}	twnox	twpH	twhwL		
t _{DS}	tovwh				

Figure 7. Programming Algorithm⁽¹⁶⁾



(16) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.


5108 FHD F06

Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The abort/

reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.

Figure 8. Alternate A.C. Timing for Program Operation



POWER UP/DOWN PROTECTION

The CAT28F010/CAT28F010l offers protection against inadvertent programming during VPP and VCC power transitions. When powering up the device there is no power-on sequencing necessary. In other words, VPP and VCC may power up in any order. Additionally VPP may be hardwired to VPPH independent of the state of VCC and any power up/down cycling. The internal command register of the CAT28F010/CAT28F010l is reset to the Read Mode on power up.

POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a $0.1\mu\text{F}$ ceramic capacitor between V_{CC} and V_{SS} and V_{PP} and V_{SS} . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

TIMING PARAMETER SYMBOLS

Standard	JEDEC			
twc	tavav			
toLz	tgLQX			
t _{LZ}	tELQX			
tce	telav			
tDE	tELQV			
t _{DF}	tgнqz			

ALTERNATE CE-CONTROLLED WRITES

	Parameter	28F010-12 28F010I-12		28F010-15 28F010I-15		28F010-20 28F010I-20		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	Write Cycle Time	120		150		200		ns
tavel	Address Setup Time	0		0		0		ns
telax	Address Hold Time	80		80		95		ns
toven	Data Setup Time	50		50		50		ns
t _{EHDX}	Data Hold Time	10		10		10		ns
tEHGL	Write Recovery Time Before Read	6		6		6		μs
tGHEL	Read Recovery Time Before Write	0		0		0		μs
twlel	WE Setup Time Before CE	0		0		0		ns
tehwh	Write Enable Hold Time	0		0		0		ns
teleh	Write Pulse Width	70		70		80		ns
tehel	Write Pulse Width High	20		20		20		ns
tvpel	V _{PP} Setup Time to CE Low	1.0		1.0		1.0		μs