512K x 8 Static RAM

Features

- 4.5V-5.5V operation
- · CMOS for optimum speed/power
- Low active power
 - -660 mW (max.)
- · Low standby power (L version)
 - 2.75 mW (max.)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- · Easy memory expansion with CE and OE options

Functional Description


The CY62148 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 99% when deselected.

Writing to the device is accomplished by taking chip enable one (CE) and write enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking chip enable one (CE) and output enable (OE) LOW while forcing write enable (WE). Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY62148 is available in a standard 450-mil-wide body width SOIC package.



Selection Guide

| | | | CY62148-55 | CY62148-70 |
|------------------------------|------------|---|------------|----------------|
| Maximum Access Time (ns) | | | 55 | 70 |
| Maximum Operating Current | Commercial | | 120 mA | 120 m A |
| Maximum CMOS Standby Current | Commercial | | 2 mA | 2 m A |
| | | L | 0.5 mA | 0.5 m A |

Shaded areas contain advance information

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State [1]-0.5V to V_{CC} +0.5V

| DC Input Voltage ^[1] | –0.5V to V _{CC} +0.5V |
|---------------------------------|--------------------------------|
| Current into Outputs (LOW) | 20 mA |

Operating Range

| Range | Ambient Temperature ^[2] | V _{cc} |
|------------|---------------------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Industrial | -40°C to +85°C | 5V ± 10% |

Electrical Characteristics Over the Operating Range^[3]

| | | | | 6214 | 18–55 | 62148–70 | | | |
|------------------|--|--|---------|------|-------|--------------------------|------|--------------------------|----------|
| Parameter | Description | Test Conditions | | | Min. | Мах. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min., I_{OH} = -1 mA$ | | | 2.4 | | 2.4 | | ٧ |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 2.1 mA | | | | 0.4 | | 0.4 | ٧ |
| V _{IH} | Input HIGH Voltage | | | | | V _{CC} + 0.3 | 2.2 | V _{CC} + 0.3 | ٧ |
| V _{IL} | Input LOW Voltage ^[1] | | | | -0.3 | 0.8 | -0.3 | 0.8 | ٧ |
| I _{IX} | Input Load Current | GND ≤ V _I ≤ V _{CC} | | | 1 | +1 | -1 | +1 | μΑ |
| loz | Output Leakage Current | $GND \le V_1 \le V_{CC}$, Output D | isabled | | -5 | +5 | -5 | +5 | μА |
| Icc | V _{CC} Operating Supply Current | V _{CC} = Max. I _{OUT} = 0 mÅ, f = f _{MAX} = 1/t _{RC} | Com'l | | | 120 | | 120 | mA |
| I _{SB1} | Automatic CE Power-Down Current —TTL Inputs | $\begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, f = f_{MAX} \end{aligned}$ | Com'l | | | 15 | | 15 | mA |
| I _{SB2} | Automatic CE Power-Down Current —CMOS Inputs | $\label{eq:max_VCC} \begin{split} & \text{Max. V}_{\text{CC}}, \\ & \text{CE} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f=0} \end{split}$ | Com'l | L | | 2 500 | | 2 500 | mA μA |

Shaded areas contain advance information

Capacitance^[5]


| Parameter | Description | Test Conditions | Мах. | Unit |
|------------------|--------------------|-----------------------------------|------|------|
| C _{IN} | Input Capacitance | T _A = 25°C, f = 1 MHz, | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 10 | pF |

Notes:

- $V_{\rm L}$ (min.) = -2.0V for pulse durations of less than 20 ns. $T_{\rm A}$ is the "instant on" case temperature. See the last page of this specification for Group A subgroup testing information. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to: 167Ω 1.73V **OUTPUT**

Switching Characteristics [3,6] Over the Operating Range

| | | 6214 | 18-55 | 6214 | 18–70 | | | |
|-------------------|-------------------------------------|------|-------|------|-------|------|--|--|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit | | |
| READ CYCLE | READ CYCLE | | | | | | | |
| t _{RC} | Read Cycle Time | 55 | | 70 | | ns | | |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns | | |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | ns | | |
| t _{ACE} | CE LOW to Data Valid | | 55 | | 70 | ns | | |
| t _{DOE} | OE LOW to Data Valid | | 20 | | 35 | ns | | |
| t _{LZOE} | OE LOW to Low Z | 0 | | 0 | | ns | | |
| t _{HZOE} | OE HIGH to High Z ^[7, 8] | | 20 | | 25 | ns | | |
| t _{LZCE} | CE LOW to Low Z ^[8] | 3 | | 3 | | ns | | |
| t _{HZCE} | CE HIGH to High Z ^[7, 8] | | 20 | | 25 | ns | | |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | ns | | |
| t _{PD} | CE HIGH to Power-Down | | 55 | | 70 | ns | | |
| WRITE CYCLE | [9] | | | | | | | |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns | | |
| t _{SCE} | CE LOW to Write End | 45 | | 60 | | ns | | |
| t _{AW} | Address Set-Up to Write End | 45 | | 60 | | ns | | |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns | | |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns | | |
| t _{PWE} | WE Pulse Width | 45 | | 50 | | ns | | |
| t _{SD} | Data Set-Up to Write End | 45 | | 55 | | ns | | |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns | | |
| t _{LZWE} | WE HIGH to Low Z ^[8] | 3 | | 3 | | ns | | |
| t _{HZWE} | WE LOW to High Z ^[7,8] | | 20 | | 25 | ns | | |

Shaded areas contain advance information.


- Test conditions assume signal transition time of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{QH} and 100pF load capacitance.
- t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZCE} for any given device.

 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.




Switching Waveforms


Read Cycle No.1^[10,11]



Read Cycle No. 2 (OE Controlled)[11,12]



Write Cycle No. 1 (CE Controlled)[13,14]




Notes:


- Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V_{IL}.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write) $^{[13,14]}$



Write Cycle No.3 (WE Controlled, OE LOW)[13.14]



Note:

15. During this period the I/Os are in the output state and input signals should not be applied



Truth Table

| CE ₁ | ŌĒ | WE | I/O ₀ – I/O ₇ | Mode | Power |
|-----------------|----|----|-------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | High Z | Power-Down | Standby (I _{SB}) |
| Х | Χ | Χ | High Z | Power-Down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, Outputs Disabled | Active (I _{CC}) |

Data Retention Characteristics Over the Operating Range

| Parameter | Description | Conditions | Min. | Max | Unit |
|-------------------|--------------------------------------|---|-----------------|-----|------|
| V _{DR} | V _{CC} for Data Retention | No input may exceed V _{CC} + 0.5V | 2.0 | | V |
| I _{CCDR} | Data Retention Current | $V_{CC} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V$ | (Com'l) | 200 | μА |
| | | $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ | (Ind'I) | 500 | μΑ |
| | | | (Mil) | 2 | mA |
| t _{CDR} | Chip Deselect to Data Retention Time | | 0 | | ns |
| t _R | Operation Recovery Time | 1 | t _{RC} | | ns |

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|-------------------------------|--------------------|
| 55 | CY62148-55SC | S34 | 32-Lead (450-Mil) Molded SOIC | Commercial |
| 55 | CY62148L-55SC | S34 | 32-Lead (450-Mil) Molded SOIC | Commercial |
| 70 | CY62148-70SC | S34 | 32-Lead (450-Mil) Molded SOIC | Commercial |
| 70 | CY62148L-70SC | S34 | 32-Lead (450-Mil) Molded SOIC | Commercial |
| 70 | CY62148-70SI | S34 | 32-Lead (450-Mil) Molded SOIC | Industrial |
| 70 | CY62148L-70SI | S34 | 32-Lead (450-Mil) Molded SOIC | Industrial |

Shaded areas contain advance information.

Document #: 38-00564-A



Package Diagrams

32-Lead (450 Mil) Molded SOIC S34

