512KX8 Bit CMOS Pseudo Static RAM

FEATURES

- Fast Access Time:
 - CE Access Time: 80,100,120ns (Max.)
 - Cycle Time: Random Read/Write Cycle Time 160, 180, 210ns (Max.)
- Low Power Dissipation: 200mW typ. (Active)
 0.5mW typ. (Standby)
- Single 5V ± 10% Power Supply
- . TTL compatible inputs and outputs
- Non multiplexed Address
- Three State Output
- 2048 Refresh Cycles/32ms
- Self Refresh Current: 1mA/200μA (L-version) /100μA (LL-version)
- Data Retention Supply Voltage: 3.0V to 5.5V
- Battery Back-up Capability with KM658512L-L
- 32-Pin JEDEC Standard Plastic Package
 - DIP (600mil)
 - SOP (525mil)
 - TSOP (400mil)

GENERAL DESCRIPTION

The KM658512/L/L-L is a 4,194,304-bit high-speed Pseudo Static Random Access Memory organized as 524,288 words by 8 bits, fabricated using advanced CMOS technology.


The device, utilizing one transistor DRAM cell with onchip refresh timer, provides the advantages of DRAM (Low cost, High density) and Static RAM (Low standby power and ease of use).

The pin-out of KM658512/L/L-L follow the JEDEC standard for Static RAM with the addition of RFSH input. The RFSH input allows two types of refresh operation; Auto Refresh and Self Refresh.

The CE only Refresh is also supported.

The KM658512/L/L-L supports a write function similiar to static RAM in that the input data is written into the memory cell at the rising edge of WE, thus simplifying the interface to standard microprocessors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

A ₁₈ . 1	0	32 V _{cc}
A ₁₆ 2		31 A ₁₅
A ₁₄ 3		30 A ₁₇
A ₁₂ 4		29 WE
A ₇ 5		28 A ₁₃
A ₆ 6		27 A ₈
A ₅ 7		26 A ₉
A4 8		25 A ₁₁
A ₃ 9		24 OE/RFSH
A ₂ 10		23 A ₁₀
A ₁ 11		22 ČE
A ₀ 12		21 I/O ₈
1/0, 13		20 I/O ₇
I/O ₂ 14		19 I/O ₆
I/O₃ 15		18 I/O ₅
V _{SS} 16		17 I/O ₄

Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
OE/RFSH	Output Enable/Refresh
CE	Chip Enable
I/O ₁ -I/O ₈	Data Inputs/Outputs
Vcc	Power supply
Vss	Ground