



Integrated Device Technology, Inc.

CMOS HIGH-SPEED STATIC RAM 72K (8K x 9-BIT) With Address Latches

PRELIMINARY
INFORMATION
IDT71569

FEATURES:

- 8192-words x 9-bits organization
- Address Latch
- Fast access time:
 - Commercial: 20/25ns
 - Military: 25/35ns
- Battery backup operation – 2V data retention voltage (L-version only)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V power supply
- Inputs and outputs directly TTL compatible
- Military product available compliant to MIL-STD-883, Class B
- JEDEC standard 28-pin DIP and SOJ plastic packages

DESCRIPTION:


The IDT71569 is a 73,728-bit high-speed static RAM, organized as 8K x 9, with address latches. It is fabricated using IDT's high-performance, high-reliability CEMOS technology.

The IDT71569 offers address access times as fast as 10ns. The ninth bit is optimal for systems using parity. This device is ideally suited for cache memory applications.

All inputs and outputs of the IDT71569 are TTL-compatible. The IDT71569 is packaged in an industry standard 300-mil 28-pin DIP and SOJ plastic packages.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally


FUNCTIONAL BLOCK DIAGRAM



5

CEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Com'l. | Mil. | Unit |
|--------|--------------------------------------|--------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | °C |
| TSTG | Storage Temperature | -55 to +125 | -65 to +150 | °C |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE: 2974 tbl 02
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE⁽¹⁾

| ALE | CS | OE | WE | I/O | Function |
|-----|----|----|----|------|---------------------------|
| X | H | X | X | Hi-Z | Deselect chip |
| H | X | X | X | X | Address Latch Transparent |
| L | X | X | X | X | Address Latch Closed |
| H | L | L | H | DOUT | Read From Current Address |
| L | L | L | H | DOUT | Read From Latched Address |
| H | L | X | L | DIN | Write to Current Address |
| L | L | X | L | DIN | Write to Latched Address |
| X | L | H | H | Hi-Z | Outputs Disabled |

NOTE: 2974 tbl 01
1. H = VIH, L = VIL, X = Don't Care.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 0V | 8 | pF |
| COUT | Output Capacitance | VOUT = 0V | 8 | pF |

NOTE: 2974 tbl 03
1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Temperature | GND | Vcc |
|------------|-----------------|-----|----------|
| Military | -55°C to +125°C | 0V | 5V ± 10% |
| Commercial | 0°C to +70°C | 0V | 5V ± 10% |

2974 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|--------|--------------------|---------------------|------|------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | — | 6.0 | V |
| VIL | Input Low Voltage | -0.5 ⁽¹⁾ | — | 0.8 | V |

NOTE: 2974 tbl 05
1. VIL (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(VCC = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = VCC - 0.2V)

| Symbol | Parameter | Power | 71569S20 ⁽³⁾ 71569L20 ⁽³⁾ | | 71569S25 71569L25 | | 71569S35 ⁽⁴⁾ 71569L35 ⁽⁴⁾ | | Unit |
|------------------|---|-------|--|------|----------------------|------|--|------|------|
| | | | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | |
| I _{CC1} | Operating Power Supply Current $\overline{CS} = V_{IL}$, Outputs Open, V _{CC} = Max., f = 0 ⁽²⁾ | S | 90 | — | 90 | 100 | — | 100 | mA |
| | | L | 80 | — | 80 | 90 | — | 90 | |
| I _{CC2} | Dynamic Operating Current $\overline{CS} = V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾ | S | 180 | — | 170 | 190 | — | 160 | mA |
| | | L | 160 | — | 150 | 170 | — | 140 | |
| I _{SB} | Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾ | S | 20 | — | 20 | 20 | — | 20 | mA |
| | | L | 3 | — | 3 | 5 | — | 5 | |
| I _{SB1} | Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{HC} , f = 0 ⁽²⁾ | S | 15 | — | 15 | 20 | — | 20 | mA |
| | | L | 0.2 | — | 0.2 | 1.0 | — | 1.0 | |

NOTES:


1. All values are maximum guaranteed values.
2. At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.
3. 0° to +70° C. temperature range only.
4. -55° to +125° C. temperature range only.

2974 tbl 06

AC TEST CONDITIONS


| | |
|-------------------------------|---------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |

2974 tbl 07



2974 drw 03

Figure 1. Output Load



2974 drw 04

Figure 2. Output Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%

| Symbol | Parameter | Test Condition | IDT7169S | | IDT7169L | | Unit | |
|-----------------|------------------------|--|--------------|--------------|-------------|-------------|------------|---|
| | | | Min. | Max. | Min. | Max. | | |
| I _L | Input Leakage Current | V _{CC} = Max., V _{IN} = GND to V _{CC} | MIL COM'L | — 10 5 | — 5 2 | — 5 2 | μA | |
| I _O | Output Leakage Current | V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC} | MIL COM'L | — 10 5 | — 5 2 | — 5 2 | μA | |
| V _{OL} | Output Low Voltage | I _{OL} = 8mA, V _{CC} = Min. I _{OL} = 10mA, V _{CC} = Min. | | — — | 0.4 0.5 | — — | 0.4 0.5 | V |
| V _{OH} | Output High Voltage | I _{OH} = -4mA, V _{CC} = Min. | | 2.4 | — | 2.4 | — | V |

2974 tbr 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V


| Symbol | Parameter | Test Condition | Min. | Typical ⁽¹⁾ V _{CC} @ | | Maximum V _{CC} @ | | Unit |
|---------------------------------|--------------------------------------|---|--------------------------------|---|----------|------------------------------|-----------|------|
| | | | | 2.0V | 3.0V | 2.0V | 3.0V | |
| V _{DR} | V _{CC} for Data Retention | — | 2.0 | — | — | — | — | V |
| I _{CCDR} | Data Retention Current | MIL. COM'L | — — | 10 10 | 15 15 | 200 60 | 300 90 | μA |
| t _{CDR} ⁽³⁾ | Chip Deselect to Data Retention Time | $\overline{CS} \geq V_{HC}$ V _{IN} ≥ V _{HC} or ≤ V _{LC} | 0 | — | — | — | — | ns |
| t _R ⁽³⁾ | Operation Recovery Time | | t _{RC} ⁽²⁾ | — | — | — | — | ns |
| I _L ⁽³⁾ | Input Leakage Current | — | — | — | — | 2 | 2 | μA |

NOTES:

1. TA = +25°C.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed, but not tested.

2974 tbr 09

LOW V_{CC} DATA RETENTION WAVEFORM



AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)


| Symbol | Parameter | 71569S20 ⁽¹⁾ 71569L20 ⁽¹⁾ | | 71569S25 71569L25 | | 71569S35 ⁽⁴⁾ 71569L35 ⁽⁴⁾ | | Unit |
|--------------------|---|--|------|----------------------|------|--|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Read Cycle | | | | | | | | |
| t _{RC} | Read Cycle Time | 20 | — | 25 | — | 35 | — | ns |
| t _{AA} | Address Access Time ⁽³⁾ | — | 19 | — | 25 | — | 35 | ns |
| t _{ALA} | Address Latch Access Time | — | 20 | — | 25 | — | 35 | ns |
| t _{ACS} | Chip Select Access Time | — | 20 | — | 25 | — | 35 | ns |
| t _{CLZ} | Chip Select to Output in Low Z ⁽²⁾ | 3 | — | 3 | — | 3 | — | ns |
| t _{OE} | Output Enable to Output Valid | — | 8 | — | 12 | — | 18 | ns |
| t _{OLZ} | Output Enable to Output in Low Z ⁽²⁾ | 3 | — | 3 | — | 3 | — | ns |
| t _{CHZ} | ChipSelect to Output High Z ⁽²⁾ | — | 13 | — | 15 | — | 25 | ns |
| t _{OHZ} | Output Disable to Output in High Z ⁽²⁾ | — | 10 | — | 15 | — | 20 | ns |
| t _{OH} | Output Hold from Address Change | 5 | — | 5 | — | 5 | — | ns |
| t _{CH} | ALEN High Time | 10 | — | 10 | — | 10 | — | ns |
| t _{CL} | ALEN Low Time | 10 | — | 10 | — | 10 | — | ns |
| t _{AS} | Address Set-up Time to Address Latch Enable | 5 | — | 5 | — | 5 | — | ns |
| t _{AH} | Address Hold Time to Address Latch Enable | 3 | — | 5 | — | 7 | — | ns |
| Write Cycle | | | | | | | | |
| t _{WC} | Write Cycle Time | 20 | — | 25 | — | 35 | — | ns |
| t _{AW} | Address Valid to End of Write ⁽³⁾ | 15 | — | 18 | — | 25 | — | ns |
| t _{CW} | Chip Select to End of Write | 15 | — | 18 | — | 25 | — | ns |
| t _{AS} | Address Set-up Time | 0 | — | 0 | — | 0 | — | ns |
| t _{WP} | Write Pulse Width | 15 | — | 21 | — | 25 | — | ns |
| t _{WR} | Write Recovery Time ⁽³⁾ | 0 | — | 0 | — | 0 | — | ns |
| t _{WHZ} | Write Enable to Output in High Z ⁽²⁾ | — | 8 | — | 10 | — | 14 | ns |
| t _{DW} | Data Valid to End of Write | 10 | — | 13 | — | 15 | — | ns |
| t _{DH} | Data Hold Time from Write | 0 | — | 0 | — | 0 | — | ns |
| t _{OW} | Output Active from End of Write ⁽²⁾ | 5 | — | 5 | — | 5 | — | ns |
| t _{CH} | ALEN High Time | 10 | — | 10 | — | 10 | — | ns |
| t _{CL} | ALEN Low Time | 10 | — | 10 | — | 10 | — | ns |
| t _{AS} | Address Set-up Time to Address Latch Enable | 5 | — | 5 | — | 5 | — | ns |
| t _{AH} | Address Hold Time to Address Latch Enable | 5 | — | 5 | — | 5 | — | ns |

5

NOTES:

- 0° to +70°C temperature range only.
- This parameter is guaranteed, but not tested.
- This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.
- 55° to +125° C. temperature range only.

2974 tbl 10


TIMING WAVEFORM OF READ CYCLE ⁽¹⁾

2974 drw 06


NOTES:

1. \overline{WE} is high throughout a read cycle.
2. The parameter t_{AA} is measured either from the first low to high transition of ALEN after the read address has become valid, or from the stabilization of the read address during the period when ALEN is high, whichever occurs last.
3. The parameter t_{OH} is measured either from the first low to high transition of ALEN after an address change, or from an address change during the period when ALEN is high, whichever occurs first.
4. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig).

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED)^(1,2)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED)^(1,2)



NOTES:

1. \overline{WE} or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap ($t_{\overline{WE}}$, $t_{\overline{CE}}$ or $t_{\overline{WP}}$) of a low \overline{CE} and a low \overline{WE} .
3. The parameter t_{WR} is measured from the earlier of \overline{CE} or \overline{WE} going high either to the first low to high transition of \overline{ALEN} after an address change, or to an address change during the period when \overline{ALEN} is high, whichever occurs last.
4. The parameters t_{ASW} and t_{AW} are measured either from the first low to high transition of \overline{ALEN} after an address change has become valid, or from the stabilization of the valid write address during the period when \overline{ALEN} is high, whichever occurs first.
5. During this period, the I/O pins are in the output state so that the input signals must not be applied.
6. This transition is measured $\pm 200mV$ from steady state with a 5pF load (including scope and jig).
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

ORDERING INFORMATION



2974 drw 09