

### OBJECTIVE SPECIFICATIONS

#### Features

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5 \text{ V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:

74HCTLS:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

54HCTLS:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### Dual J-K Negative-Edge-Triggered Flip-Flops with Clear


#### Description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the CLR input resets the outputs regardless of the levels of the other inputs. When CLR is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of clock pulse. Clock triggering occurs at a voltage level is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

Fabrication using ISI proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### Pin Configuration




0077-1



#### Function Table

| Inputs |              |   |   | Outputs |             |
|--------|--------------|---|---|---------|-------------|
| CLR    | CLK          | J | K | Q       | $\bar{Q}$   |
| L      | X            | X | X | L       | H           |
| H      | $\downarrow$ | L | L | $Q_0$   | $\bar{Q}_0$ |
| H      | $\downarrow$ | H | L | H       | L           |
| H      | $\downarrow$ | L | H | L       | H           |
| H      | $\downarrow$ | H | H | TOGGLE  |             |
| H      | H            | X | X | $Q_0$   | $\bar{Q}_0$ |

#### Logic Diagrams



0077-2



0077-3

## Absolute Maximum Ratings\*

Supply Voltage Range,  $V_{CC}$  ..... -0.5V to 7V  
 DC Input Diode Current,  $I_{IK}$   
 ( $V_I < -0.5V$  or  $V_I > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 DC Output Diode Current,  $I_{OK}$   
 ( $V_O < -0.5V$  or  $V_O > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 Continuous Output Current Per Pin,  $I_O$   
 ( $-0.5V < V_O < V_{CC} + 0.5V$ ) .....  $\pm 35$  mA  
 Continuous Current Through  
 $V_{CC}$  or GND pins .....  $\pm 125$  mA  
 Storage Temperature Range,  $T_{STG}$  .....  $-65^\circ C$  to  $+150^\circ C$   
 Power Dissipation Per Package,  $P_D$  ..... 500 mW

\*Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

• Power Dissipation temperature derating:  
 Plastic Package (N):  $-12mW/^\circ C$  from  $65^\circ C$  to  $85^\circ C$   
 Ceramic Package (J):  $-12mW/^\circ C$  from  $100^\circ C$  to  $125^\circ C$

## Recommended Operating Conditions

Supply Voltage,  $V_{CC}$  ..... 4.5V to 5.5V  
 DC Input & Output Voltages\*,  $V_{IN}$ ,  $V_{OUT}$  ..... 0V to  $V_{CC}$

## Operating Temperature

Range                      74HCTLS:  $-40^\circ C$  to  $+85^\circ C$   
                               54HCTLS:  $-55^\circ C$  to  $+125^\circ C$

Input Rise & Fall Times,  $t_r$ ,  $t_f$  ..... Max 500 ns

\*Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

## DC Electrical Characteristics ( $V_{CC} = 5V \pm 10\%$ Unless Otherwise Specified)

| Sym      | Parameter                         | Test Conditions  | $T_A = 25^{\circ}C$ |                        | 74HCTLS<br>$T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 54HCTLS<br>$T_A = -55^{\circ}C$ to $+125^{\circ}C$ | Unit    |
|----------|-----------------------------------|--|---------------------|------------------------|---|--|---------|
|          |                                   |  | Typ                 | Guaranteed Limits      |   |  |         |
| $V_{IH}$ | Minimum High-Level Input Voltage  |  |                     | 2.0                    | 2.0   | 2.0  | V       |
| $V_{IL}$ | Maximum Low-Level Input Voltage   |  |                     | 0.8                    | 0.8   | 0.8  | V       |
| $V_{OH}$ | Minimum High-Level Output Voltage | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$I_O = -20\ \mu A$<br>$I_O = -4\ mA$                | $V_{CC}$<br>4.2     | $V_{CC} - 0.1$<br>3.98 | $V_{CC} - 0.1$<br>3.84                            | $V_{CC} - 0.1$<br>3.7                              | V       |
| $V_{OL}$ | Maximum Low-Level Output Voltage  | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$I_O = 20\ \mu A$<br>$I_O = 4\ mA$<br>$I_O = 8\ mA$ | 0                   | 0.1<br>0.26<br>0.39    | 0.1<br>0.33<br>0.5                                | 0.1<br>0.4   | V       |
| $I_{IN}$ | Maximum Input Current             | $V_{IN} = V_{CC}$ or GND   |                     | $\pm 0.1$              | $\pm 1.0$   | $\pm 1.0$  | $\mu A$ |
| $I_{CC}$ | Maximum Quiescent Supply Current  | $V_{IN} = V_{CC}$ or GND<br>$I_{OUT} = 0\ \mu A$                                     |                     | 4.0                    | 40.0  | 80.0   | $\mu A$ |

## AC Electrical Characteristics (Input $t_r$ , $t_f \leq 6$ ns), HCTLS107A

| Sym       | Parameter   |                      | Conditions •         | $T_A = 25^{\circ}\text{C}$<br>$V_{CC} = 5.0\text{V}$ |                   | 74HCTLS<br>$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$<br>$V_{CC} = 5.0\text{V} \pm 10\%$ | 54HCTLS<br>$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$<br>$V_{CC} = 5.0\text{V} \pm 10\%$ | Unit |
|-----------|---|----------------------|----------------------|--|-------------------|---|--|------|
|           |   |                      |                      | Typ  | Guaranteed Limits |   |  |      |
| $f_{max}$ | Maximum Clock Frequency                                     |                      | $C_L = 50\text{ pF}$ | 40   | 30                | 25  | 21   | MHz  |
| $t_{PLH}$ | Maximum Propagation Delay,<br>CLK to Q or $\bar{Q}$         |                      |                      | 15   | 20                | 25  | 30   | ns   |
| $t_{PHL}$ |   |                      |                      | 15   | 20                | 25  | 30   |      |
| $t_{PLH}$ | Maximum Propagation Delay,<br>$\bar{CLR}$ to Q or $\bar{Q}$ |                      |                      | 15   | 20                | 25  | 30   | ns   |
| $t_{PHL}$ |   |                      |                      | 15   | 20                | 25  | 30   |      |
| $t_{su}$  | Minimum Setup Time before CLK $\downarrow$                  | J or K               | 10                   | 13   | 17                | 20  | ns   |      |
|           |   | $\bar{CLR}$ Inactive | 10                   | 13   | 17                | 20  |  |      |
| $t_h$     | Minimum Hold Time, J or K after CLK $\downarrow$            |                      |                      | 0  | 0                 | 0   | 0  | ns   |
| $t_w$     | Minimum Pulse Width   | CLK High or Low      |                      | 10   | 13                | 17  | 20   | ns   |
|           |   | $\bar{CLR}$ Low      |                      | 10   | 13                | 17  | 20   |      |
| $C_{IN}$  | Maximum Input Capacitance                                   |                      |                      | 5  |                   |   |  | pF   |
| $C_{PD}$  | Power Dissipation Capacitance*                              |                      | (per flip-flop)      | 40   |                   |   |  | pF   |

\* $C_{PD}$  determines the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$

• For AC switching test circuits and timing waveforms see section 2.